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ABSTRACT
Digital images require large amounts ofmemory to be stored in a computer system. The
JPEG compression standard allows the amount of memory storage required by a digital
image to be reduced with little to no perceptible loss of image quality. This thesis is a
design of an ASIC that implements a decoder of JPEG compressed images. The decoder
implements the baseline decoder defined by the JPEG standard with a few exceptions, the
most notable being that only grayscale images can be decompressed. With such an ASIC,
the speed of decompressing images is greatly increased. The decoder was designed by
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GLOSSARY OF TERMS
ASIC Application Specific Integrated Circuit
bit A binary digit
chrominance The difference between a color and a reference white at the same
luminance.
CMY Cyan, Magenta, and Yellow: used in a subtractive color device
CMYK Cyan, Magenta, Yellow and blacK: used in a subtractive color device
CODEC Combined encoder and decoder
continuous tone An image whose components have more than one bit per sample

















Electronic Design Interchange Format
Graphics Interchange Format
Institute ofElectrical and Electronics Engineers
Joint Photographic Experts Group
Provides a grayscale version of an image. The absolute, rather than
relative, amount of light from each primary color source.
Picture Element. Sample in a digital image. A digital image is made up
of an array ofpixels.
Red, Green, and Blue: used in an additive color device
Register Transfer Language
xn
VHDL VHSIC Hardware Description Language
VHSIC VeryHigh Speed Integrated Circuits
VLSI Very Large Scale Integration
YCbCr A color transformation, related to YUV
YIQ A color transformation, related to YUV





This thesis is divided into 5 chapters, plus appendices. Chapter one is a brief
introduction to images, the JPEG (Joint Photographic Experts Group) still image
compression standard and VHDL (Very high speed integrated circuits Hardware
Description Language). A more in depth coverage of JPEG, especially relating to
decompressing images, is found in chapter two. Chapter three covers the design and
implementation of the JPEG decoder in VHDL. The results from the implementation of
the decoder are described in chapter four. The last chapter is conclusions, containing ideas
for future work, and reflections of lessons learned from this thesis.
1.2 Images
What is an image? Webster's Third New International Dictionary has one
definition of an image as "a thing actually or seemingly reproducing another, as any
likeness of an object produced on
photographic-material"
[Web86]. When people think of
an image, most would refer to the traditional image associated with a piece of
photographic paper or a color negative. Traditional photography relies upon chemical
processes to store representations of an image. This method of storing images is similar to
the use of analog circuits in electronics. To relate why digital still image compression is
needed, a brief discussion of traditional photographs is used. A traditional photograph is
taken by creating a negative of the image on filmbase called a
"negative"
To view a
picture, the image is enlarged and printed as a positive image on photographic paper. If
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the image is enlarged too much, the picture will be distorted and blurry. The negative can
be thought of as a compressed image of the enlarged picture. But, the image quality is not
distorted due to the negative, rather it is a result of enlarging the picture. This is the
opposite case from a digital image, as will be seen in section 1.3. With digital images, it is
the compressing of the image that causes the loss of data and picture quality. For a more
in depth coverage of images and the human visual system refer to Digital Image
Processing chapters 1 to 4 [Pra91].
1.3 Digital Imaging
With the advent of the electronic information age, the methods of capturing,
transferring, displaying and storing images has expanded. Digital images can be created by
a number of different methods. Some digital images are created by the use of scanners,
digital copiers or facsimile machines. These methods are essentially creating copies of
images that exist in another form. Another method for creating digital images is the use of
digital cameras. With this method, the image is created and exists only in a digital format.
With the expansion in the methods ofusing digital images comes an increase in the number
of digital images. It is due to the increase in the number of digital images and the size of
digital images that a compression scheme was developed. To understand why a
compression scheme was needed, a brief discussion of what comprises a digital image is
required. The basic element of a digital image is a pixel. A pixel is the smallest sample in a
digital image. Pixels can be samples of differing precision depending upon the application.
A Bi-level image, such as a facsimile will only have 1 bit per pixel. A monochrome still
image will have typically 8-bits per pixel. For more precise images such as digitized
X-
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rays, additional bits per pixel are used. The addition of color adds more bits per pixel.
Color can be represented by a number ofmethods which separate the color value into a
number of primary color values. Some examples are RGB (Red, Green, Blue), CMY
(Cyan, Magenta, Yellow), CMYK (Cyan, Magenta, Yellow, blacK), YUV (Y
= luminance
level, U,V = chrominance levels), YIQ (Y
= luminance level, I,Q
=
chrominance levels
related to U and V), and YCbCr (Y
= luminance level, Cb,Cr
=
chrominance levels related
to U and V). To display an image in color, every pixel needs data from each part of the
color representation. For example, to display a RGB image, data elements for the red,
green and blue primary levels are needed. A typical RGB image will have 8-bits per
primary color per pixel, thus 24-bits are needed for each pixel. It should be noted that the
JPEG standard does not specify the method for representing color images; any one of the
previously mentioned methods may be used. A color image made up of 640 pixels by 480
pixels requires a total of307,200 pixels. Since each pixel is 3 bytes (1 byte = 8-bits, each
color needs 8-bits), the image requires 921,600 bytes of space to be stored. Relating this
to a roll of film, 24 images of this size would need 22,118,400 (approx. 22 MB) bytes of
space. Storing multiple rolls of "digital
film"
would quickly use most computer systems
disk space. One method to avoid this problem is to purchase more disk space, but that is
not very cost effective. The other method is to compress the images. With this example it
is readily apparent that some means ofcompression is needed.
1.4 JPEG
JPEG stands for Joint Photographic Experts Group. JPEGwas formed to create an
international standard for a compression technique for color and grayscale continuous tone
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still images. The standard was to fill a gap in compression techniques between the
Bi-
Level standard, JBIG, and the future digital motion compression standard MPEG. It
should be noted that JPEG is designed for still images much like those in photographs. It
will not perform well on non-continuous tone images, such as Bi-level images. For a
further introduction on JPEG refer to references [Leg91], [Mit91], [Mit92], and [Wal92].
For a more in depth coverage of JPEG, William Pennebaker and Joan Mitchell's book
JPEG Still Image Data Compression Standard [Pen93] is recommended. This book
contains an excellent overview of JPEG for all levels of users. It also contains a draft copy
of the JPEG standard, which is useful for those who are implementing this standard.
An example of the amount of compression that JPEG is capable of is shown using
a 125 x 125 pixel grayscale image. With 8-bits per pixel, the uncompressed image would
need 15,625 storage bytes. With some additional overhead involved to store the image
size, the number of bits per pixel and the number of colors, the actual file size is 15,722
bytes. A visual example of the effects of data compression on an image is shown in figure
1-1. Picture A is the original uncompressed image. Table 1-1 shows the file size of each
image and the amount of compression done. On a workstation display, a very slight
distortion was noted for images C and D and image E was very distorted. Picture F is the
original image saved in Graphics Interchange Format (GIF). GIF format is a popular
format found on computer systems today. Its drawbacks are that it does not compress
well, and can only use 8-bits per pixel. Note, for small images, the GJF format will not
reduce the amount of image data, but will take up more space than the original image.
This can be seen by comparing the sizes of image A to image F in table 1-1. For larger
1-4
images, GIF will compress the amount of data used to a size less than the original. A GIF
image will still take up more space than a JPEG compressed image.
Figure File Size fbytes^ Compression (%)













Figure 1-1 Example compressed images
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1.5 Types of JPEG implementations
Various factors will determine how the JPEG standard is implemented in systems.
Factors include cost, speed of processing needed, ease of implementation, ease ofmaking
changes and other design considerations. Three methods of implementing JPEG are
discussed in this section, and some of the factors that drive their use are noted. One
popular method is the use of software to implement the JPEG standard. This method can
be found embedded in commercial software programs that display and manipulate digital
images. The JPEG standard has also been implemented by the Independent JPEG Group,
which offers free C software for non-commercial and commercial use. Refer to page 280
in [Pen93] for more information on how to obtain this software. Implementing JPEG in
software has the advantages that it can be easily and quickly created, it can be easily
updated with new features, it is a low cost project, and it can be used across many
computer platforms. A downside to implementing the project in software is the slow speed
at which images are compressed or decompressed.
Another method for implementing the JPEG still image standard is the use of
specialized image processing DSP chip sets. An example of such a DSP is the DSP96002
processor. Refer to [Ram93] for an example such of a DSP implementation. A DSP
processor implementation is a mix of a hardware and a software solution. The DSP chip
set is designed specifically to implement commonly used image processing functions.
Specialized software is provided to allow a designer to implement complex image
processing tasks. It should be noted that DSPs do not directly implement the JPEG
standard, they only provide a set ofhardware/software tools that can be used to implement
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the standard. Advantages of a DSP solution are much faster compression/decompression
speeds. Also since the actual standard is implemented using software, the ease of creating
and making changes is also an advantage. The disadvantages are that the implementation is
limited only to one specific DSP processor. This may not be a disadvantage, if the
implementation is to be embedded into a product. If space is a major concern, the DSP
solution may not be as viable as a total hardware implementation.
The last method of implementing the JPEG standard is a pure hardware design.
The complete JPEG standard can be implemented into a single VLSI integrated circuit.
Some examples of this can be found in [Jai92], [Leo91], [Oga92], and [Rue93]. The main
advantage of a VLSI implementation is speed. The second advantage is size. A single chip
will occupy much less space than a DSP set, or a computer that runs software. The
disadvantages are that a VLSI design is harder to implement and to make changes. Cost,
speed, space and market focus are some of the factors that will determine which of the
three methods are chosen to implement the standard. Another factor is how much of the
standard is to be implemented. Requirements may call for the complete standard, or only a
portion, such as just the decoder. Table 1-2 outlines the advantages and disadvantages of
eachmethod.
1-7
Need Software DSP Hardware
Cost low medium high













Cross Platform Yes No, specific to only
that DSP set
No, specific to only
that VLSI chip
Size large medium small
Table 1-2 Advantages and Disadvantages ofDiffering Implementations
1.6 VHDL
VHDL stands for VHSIC Hardware Description Language, with VHSIC meaning
Very High Speed Integrated Circuits. VHDL is much like a typical software language,
such as C or FORTRAN, except that it has some concurrent constructs that can
specifically be used to design digital circuits. VHDL is a result of a DOD requirement to
have one hardware description language for use by vendors. One common language allows
different vendors to be able to share and connect designs. Due to increased needs, the
language was transferred to the IEEE for standardization. Since then it has undergone
numerous reviews and changes and the latest official version has been documented in the
VHDL 1993 Language Reference Manual.
"Why use VHDL when current schematic capture programs do the same
function?"
is a question often asked. One reason to use VHDL over traditional schematic
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capture is that VHDL is a recognized IEEE standard, and thus can be exchanged between
companies and vendors. No matter what vendor creates a VHDL compiler, the VHDL
source code should be acceptable and usable. Note this assumes that the compiler does in
fact comply with the IEEE VHDL standard. This is not so with schematic capture. A
circuit diagram often can not be exchanged between two parties using different vendor
schematic capture software unless interchanged using the Electronic Design Interchange
Format (EDIF). Another reason is that changing the source code is easier than having to
edit circuit diagrams. An additional reason is that VHDL can model different levels of
abstraction of a design. The different models of abstraction are behavioral, data flow and
structural. The level of abstraction goes from high level, for behavioral, to a low level for
the structural model. A behavioral model is a sequential model of the design that is very
similar to a high level programming language such as
"C"
or Pascal. The data flow model
is the next level down in abstraction and it models the flow of data in a design in a
Register Transfer Language (RTL) type format. The lowest level of abstraction is the
structural model, which is a model of a set of interconnects in a design. This is much like a
schematic layout. At this level, the model is not sequential, but concurrent. Events occur
concurrently to each other, just as they do in a circuit. From the lower levels of
abstraction, circuits and layouts can be synthesized. Thus an ASIC can be entirely written,
simulated and designed using VHDL without the need for schematics. For further reading
on VHDL references [Bha92] and [Coe89] are recommended. References [Hub91] and
[Leu89] incorporate the design cycle of an ASIC with VHDL.
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1.7 Design Brief
This design was accomplished in two parts. The first part was a behavioral model
of the JPEG decoder. The behavioral model was done in C. AC program was chosen to
do the behavioral model over VHDL due to a change in the computer systems at the time
this thesis was started. Appendix C contains the C program dec.c that implements the
baseline decoder. This program implements color images, whereas the design in VHDL
only does grayscale images. Ideally the behavioral model would be done in VHDL, to help
in the design of the structural model. Figure 1-2 shows an overview of how the VHDL







Figure 1-2 Overview ofdesign test flow
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Table 1-3 defines the functionality of each block in the above figure.
Block Definition
on
&JEE. Original, raw data JPEG compressed grayscale image
conv Converts the raw JPEG file into an ASCII file. This is due to the
textio functions available in VHDL which only read ASCII.
vhdl.dat ASCII JPEG file that will be read in by the VHDL test bench
VHDL test bench Simulation ofVHDL design.
vhdl.pg:;m Output fromVHDL simulator
display Converts the output from blocks of 8x8 to line by line for proper
display
ong.pgm original uncompressed image
compare Compares original image to the uncompressed image
results notes any pixel that differs from the original by +/- 1
XV Display program
Table 1-3 Functionality ofprograms
1.8 Software used
This thesis was designed usingMentor Graphics Corporation software tools on HP
9000/700 series workstations. The tools used from the Mentor package were: Design
Architecture, Quicksim II, and Autologic. Design Architecture contains System 1076
which was used to write and compile the VHDL source code. Quicksim U is the digital
simulator, and it was used to simulate the design. The design was partially synthesized
using the Autologic tool. The entire design was not synthesized due to its large size, and a
lack of time and disk space. To display the decompressed images the XV program by John




This chapter is divided into two parts. The first part is a condensed overview of
what comprises this thesis. The JPEG decoder is presented in some detail in the first
section of this chapter. Again, the book JPEG Still Image Data Compression Standard
[Pen93] by William Pennebaker and Joan Mitchell is highly recommended for a more in-
depth coverage. Also the actual standard is very useful in understanding how JPEG works.
If any discrepancies are noted between this thesis and the standard, the standard is the
correct source. The second part of this chapter is a short introduction to two of the




There are three major parts to the JPEG still image compression standard. They
are the encoder, the decoder and the interchange format. The encoder is the part that
compresses images, the decoder takes a compressed image and expands it for viewing.
The interchange format is the data that are passed along with the compressed image that
allows a decoder designed by any second party to decompress that image. The three parts
are discussed in some detail in the following three paragraphs.
The encoder's function is to take a raw image, whose format is not specified by
JPEG, and compress it into a smaller size. The JPEG baseline encoder uses a lossy
compression scheme. Lossy refers to the fact that data will be lost when the image is
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compressed. This is usually not a problem with still images compressed by JPEG There
will be some data loss, but the image quality will remain the same to the viewer's eye.
Users can trade off the the amount of compression against degredation by modifying
values in a 'quantization table". The major purpose of JPEG, is to obtain as much
compression as possible with little or no perceptible loss in visual image quality.
Figure 2-1 shows a basic layout of the encoder. The inputs to the encoder are the
digital source image data and table specifications. The digital image data can be just
grayscale data, or it can be different planes of color data. In a baseline encoder, only 8-bits
per pixel are used. The other input to the encoder is table specifications, which are the
Huffman tables and quantization tables. These tables can be optimized from the current
image being compressed, or they can be a set of standard (hard coded) tables permanently
set into the encoder. JPEG does not require which method is used. The output of the







The decoder is the second major part of the JPEG standard. The decoder takes
compressed image data and uncompresses that data in some usable form. The final
structure of the uncompressed image data is not dependent upon the JPEG standard. The
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input to the decoder is compressed image data. From the compressed data the table
specifications, Huffman and quantization, may be obtained. Note, if the decoder is part of
a system that has advance knowledge of the contents of these tables, they need not be
present in the compressed data, but will already be available in the decoder. An example
would be a system that transits image data from point to point that is built by one vendor.
Figure 2-2 shows the layout of the JPEG decoder.





The third major portion of the JPEG standard is the interchange format. The
interchange format is the compressed data and all other associated data involved in the
encoding and decoding of an image. The interchange format guarantees that a compressed
image can cross the boundary between application environments, regardless of how each
environment internally associates tables with compressed images [IS093 J. Figure 2-3
shows an example ofwhat is meant by the interchange format.
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Application Environment A
Compressed Data, included tables specs.
Application Environment B
Figure 2-3 Interchange format
There are three types of interchange format. The first type of interchange format
contains all information needed to decode an image. The second type is an abbreviated
format for compressed image data. The abbreviated format does not need to include all
tables used by the decoder. This would be used in applications where the tables were
known at the decoder beforehand. The third type of interchange format is abbreviated
format for table specification data. With this format, only the table data are contained in
the compressed data. This would be used to set up the decoder, so that the following
images would not have to carry the table data (Note: all images using this method would
be of the second type of interchange format).
There are four different levels at which the JPEG standard can be implemented.
The first is the baseline level. All encoders, decoders and codecs except the lossless, must
implement this lowest level. The other three levels are extended discrete cosine transform
(DCT) based, lossless and hierarchical. Figure 2-4 shows the hierarchy of the JPEG
2-4
standard. Table 2-1 lists the four levels of implementation, and the major differences
between them.







Figure 2-4 JPEG hierarchy





Huffman coding, 2 AC tables and 2 DC tables
Decoders shall process scans with 1,2,3 and 4 components
Interleaved and non-interleaved scans
Extended DCT based process DCT based process
8 or 12-bits per pixel
Sequential or progressive processing
Huffman or arithmetic coding, 4 AC and 4 DC tables
Decoders shall process scans with 1,2,3 and 4 components
Interleaved and non-interleaved scans
Lossless Predictive process, not DCT based
2 to 16 bits per pixel
Sequential processing
Huffman or arithmetic coding : 4 DC tables
Decoders shall process scans with 1,2,3 and 4 components
Interleaved and non-interleaved scans
Hierarchical Multiple frames (non-differential and differential)
Uses extended DCT based or lossless process
Decoders shall process scans with 1,2,3 and 4 components
Interleaved and non-interleaved scans
Table 2-1 Levels of JPEG implementation
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The following is list of each term used to define the baseline system. For more
detail on the other three levels refer to the standard.
DCT based: Encoders and decoders are based upon the use of the discrete
cosine transform. Refer to section 2.1.2 for more information on
the discrete cosine transform.
8-bits per pixel: For each scan, eight bits only are used
sequential coding: Image is coded from upper left to the lower right in 8 by 8 blocks.
This is done all in one scan. The other method is progressive, which
uses multiple scans in which the picture quality starts out very low
and progressively gets better; much like focusing a lens.
Huffman coding: Arithmetic coding is not used to code the coefficients. Refer to
section 2. 1.3 for more information onHuffman coding.
1,2,3, or 4 components: An image can have one to four components. Examples are 1
component for grayscale, 3 for RGB and 4 components for
CMYK.
interleaved or non-interleaved: For color images only. An interleaved scan is one where
the components are intercoded into the compressed data.
An example would be to code a 8x8 red unit, then a 8x8
green and then a 8x8 blue. As each set of 8x8 blocks
(each set has the three primary color components) are
decoded that part of the image can be displayed in full
color. With non-interleaved, each color is coded
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separately in the scan. All of the red is done, the green and
finally the blue. When this method is decoded, the image
displayed will not look correct until the final color is
decoded.
2.1.2 Huffman Coding
This section explains how Huffman coding is used in the JPEG image compression
standard. For a complete background on the theory ofHuffman coding, refer to [Huf62].
Huffman coding is performed on the compressed data after it has been quantized and
transformed by the discrete cosine transform. Once the data has been transformed it is
decorrelated, and thus can be 'bompressed independently without concern about
correlation between
coefficients"
[Pen93]. The coefficients are coded in two parts, the DC
coefficient and AC coefficients. The DC coefficient is coded using a differential pulse code
modulation (DPCM) model. A DPCM model is one in which the current DC coefficient is
coded with respect to its difference from the last DC coefficient. AC coefficients are
coded in a manner which uses the runs of zeros created by zigzag ordering to an
advantage.
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DC coding is done by using the following steps. A step by step example is
included.
1. Find difference: DIFF = Current DC value - Last DC value. The Last
DC value is also called the predictor value (PRED). Initialize last DC
value to zero. Figure 2-5 shows a diagram of the DPCM model for
encoding.
Figure 2-5 DPCMModel for Encoding
Example, Step 1
CurrentDC = 8




2. Look up SSSS (SSSS is a variable) code, see table 2-2 below. Select




3. Select additional bits. Note: a leading 1 means the difference is positive,










6 -63,. ..,-32,32,. ..63
7 -127,.. .,-64,64,. ..,127
8 -255,. ..,-128,128,. ..,255
9 -511,. ..,-256,256,. ..,511
10 -1023,. ..,-512,512,.. .,1023
11 -2047,. ..,-1024,1024,. ..,2047
Table 2-2 SSSS values for DC coding




3 -7,...,-4,4,...,7 000,. ..,011,100,. ..,111
4 -15,...,-8,8,...,15 0000,. ..,0111,1000,. ..,1111
5 -31,...-16,16,...,31 00000,. ..,01111,10000,. ..,11111
6 -63,. ..,-32,32,. ..63 oooooo,. ..,011111,100000,. ,.,nmi
7 -127,. ..,-64,64,.. .,127 0000000,. ..,0111111,1000000,.. .,1111111
8 -255,. ..,-128,128,...,255 00000000,. ..,01111111,10000000,.. .,11111111
9 -511,. ..,-256,256,. ..,511 000000000,. ..,011111111,100000000,. ..,111111111
10 -1023,. ..,-512,512,. ..,1023 0000000000,. ..,0111111111,1000000000,. ..,1111111111
11 -2047,.
..,-1024,
1024,. ..,2047 ooooooooooo,...,oiiiiiiiii 1,10000000000,. ..,1111111mi
Table 2-3 additional bits forDC and AC coding
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4. Concatenate the binary value of SSSS and the additional bits together.
This becomes the code used for the DC coefficient. The size of the code




Table 2-4 illustrates an example of Huffman coding of DC
coefficients. Note, the first column is from the example used
previously.
QuantizedDC value 8 9 8 -6 -8 -3 3 3
PRED value 0 8 9 8 -6 -8 -3 3
DPCM difference -8 1 -1 -14 -2 5 6 0
SSSS 4 1 1 4 2 3 3 0
Additional bits 0111 1 0 0001 00 101 110 -
code (binary) 1000111 11 10 100001 1000 11101 11110 0
Table 2-4 Example DC Huffman coding
AC Huffman coding is accomplished by using the following steps:
1 . Calculate RRRR. RRRR is the number of repeating zeros in a row
before a non-zero coefficient. If there are 16 zeros in a row, they are
coded as using the ZRL (zero run length) symbol. If the end of the
buffer is reached and no non-zero coefficients are reached, the EOB
(end ofbuffer) code is used.
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2. Calculate SSSS. SSSS is derived from the non-zero number reached when
determining RRRR. Use table 2-5 to calculate SSSS.




4 -15 -8,8 15
5 -31,...-16,16,...,31
6 -63,.. .,-32,32,. ..63
7 -127,.. .,-64,64,. ..,127
8 -255,. ..,-128,128,. ..,255
9
-511, ...,-256,256,.. .,511




Table 2-5 SSSS Symbols for AC Huffman coding
3. Calculate RUN-SIZE. RUN-SIZE is equal to (16xRRRR) + SSSS.
4. Add on additional bits to code the sign and magnitude of the non-zero
value in the RUN-SIZE symbol. Use the non-zero value and table 2-3 to
determine the additional bits. For example, a -14 would need additional
bits of0001 (see table 2-3: for SSSS = 4, -15 is 0000, -14 is 0001 and -
8 is 0111).
See appendix F1.2 in the draft international standard [IS093] for specific information on
how Huffman coding for the JPEG standard is accomplished. Shown below is table 2-6
[Pen93] which is an example ofAC Huffman coding.
Zigzag index 1 2 3 4 5 6 7 8 9 10 11 63
AC descriptor 0 0 0 0 -14 0 0 1 0 0 0 0
RRRR |<- 4 ->|
!<-
2->| |<- EOB ~ - _>|
SSSS 4 1 0
RUN-SIZE 68 33 0
Additional bits 0001 1 -
Huffman code 10001000001 1000011
Table 2-6 Example AC Huffman Coding
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2.1.3 Discrete Cosine Transform
The two dimensional discrete cosine transform is one of the major components
that allows compression to be possible in the JPEG standard. The transform does not
actually do any compression, but it transforms coefficients into a format so that
compression can be done. For an in-depth coverage of the discrete cosine transform, the
book Discrete Cosine Transform [Rao90] by K.R. Rao and P. Yip is recommended. Also
chapter 4 ofPennebaker andMitchell's book [Pen93] is a good source for an introduction






Suv = Cu Cv > > Syx COS COS
4 ^-i^-L 16 16
x=0y=0
where
^u an<^ ^v = ~T= for u> v = ^' ^"' Cv = 1 otherwise
v/2
One of the properties of two dimensional DCT is that it can be broken down into
two 1 -dimensional transforms. The one dimensional transform that applies to JPEG is
defined as :
1 J^, (2x + l)uU





This thesis uses the two 1-D DCT approach to model the Inverse DCT. If an actual design
were to be constructed in VLSI, then the most appropriate DCT method would be used.
Another option is to use a commercial chip that is designed for the DCT. The DCT
transform, if implemented as defined, would require a large amount of time and
computational power to implement. Thus simplification exists for the discrete cosine
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transform to reduce the time to perform. Most of these simplifications attempt to reduce
the number of multiplications and/or additions. Doing the DCT using separable 1-D
transforms results in 1,024 multiplications and 896 additions. A method developed by Feig
[Fei92] has reduced the number of multiplications to 54 with 464 additions and 6
arithmetic shifts. Other methods use the fast fourier transform (FFT) to implement the
DCT. Different implementations will use different approaches to speed up the transform.
A platform that can do fast additions but slow multiplications should use an algorithmic
technique which reduces the number ofmultiplications.
2.2 A JPEG encoder and decoder
The JPEG encoder and decoder are covered in this section. The following is a
step-by-step coverage of how the JPEG encoder functions. Each step contains a brief
description of its functions. Take note of where the actual data loss and compression
occur.
1. Level shift to a signed representation. For P bits, subtract from each pixel 2^-1.
For an 8 bit mode, the level shift is 128. For the baseline system this will take an
unsigned 8 bit number (0 to 255) and create a signed 8 bit number (-128 to
127). This step can be done as part of step 2.
2. Image component samples are grouped into 8x8 blocks. A 8x8 block ofpixels is
the basic data unit that is compressed.
3. Each block is transformed by the forward discrete cosine transform (FDCT) into
64 values, called the DCT coefficients. One coefficient (upper left) is the DC
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coefficient, the other 63 are the AC coefficients. No specific algorithm for
implementing the DCT is specified by the JPEG standard. Note, there is no
data loss or compression from this step. If an inverse transform were performed
at this point, the original data would be recovered (note : there may be a slight
loss due to rounding and accuracy of floating point operations with cosines).
The purpose of this step is to take a highly correlated group of data and
decorrelate it. The coefficients towards the upper left corner are the lower
frequency points. The coefficients towards the lower right corner are the higher
frequency points. The purpose of decorrelating the data is to be able to
eliminate some data points without adversely affecting other data points. The
following is the forward discrete cosine transform (FDCT) used by the JPEG
standard. For an input of 8-bit precision (baseline) the FDCT transform will
require an 11 -bit two's complement output. 12-bit inputs require an 15-bit
output.
FDCT :
_ ivv (2x+i)n (2V + i)vnSuv = Cu Cv > > SyxCOS- COS-^
4 *'*-' 16 16
x=0y=0




4. The 64 coefficients are quantized using one of 64 corresponding values from a
quantization table. Quantization is done by dividing each coefficient by a
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corresponding number in the quantization array. Results are rounded to the
nearest integer. Figure 2-6 shows an example.
low freq
160 0 -10 16 -12 0 0 0 8 6 5 8 12 20 26 30
156 -12 -14 0 0 0 0 0 6 6 7 10 13 29 30 28
-56 0 24 0 20 0 0 0 7 7 8 12 20 29 35 28
21 -27 -11 15 0 0 0 0 7 9 11 15 26 44 40 31
divide
by
9 33 0 -28 0 0 0 0 9 11 19 28 34 55 52 39
-12 -18 0 0 0 0 0 0 12 18 28 32 41 52 57 46
0 0 0 0 0 0 0 0 25 32 39 44 52 61 60 51
0 0 0 0 0 0 0 0 36 46 48 49 56 50 52 50
8x8 data high freq quantization table
r'
20 0 -2 2 -i 0 0 0
26 -2 -2 0 0 0 0 0
-8 0 4 0 1 0 0 0
3 -3 -1 1 0 0 0 0
1 3 0 -1 0 0 0 0
-1 -1 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
result
Figure 2-6 Example quantization
No default table is specified by the JPEG standard. The table used in this
example is the default table from the Independent JPEG Group software. It is
also the same table specified by the draft ISO compliance testing document.
2-15
There is no compression at this stage, as there are still 64 coefficients. But at
this step data loss will occur. The lower frequency points are the most
important in reconstructing an image, while the high frequency points are the
least important in reconstructing an image. Thus the higher frequency
coefficients are divided down to obtain as many zeroes as possible, hence the
high frequency points are divided by large quantization coefficients. The values
in the quantization table are selected so that step 6 will be able to maximize the
number of zeroes that can be placed together in a row. The low frequency
points are quantized by much smaller numbers to prevent them from becoming
zero. All numbers that do not quantize to zero can be restored by a reverse
quantization using the same table, and thus have no loss. All numbers in the 8x8
data block that do divide to zero cannot be recovered, and thus are lost.
Dividing too many numbers, especially in the lower frequency range, to zero
will result in the reconstructed image being distorted.
5. The DC coefficient is encoded using the difference with respect to the last DC
coefficient.
coded DC term = Present Quantized DC - Last Quantized DC
This preserves the DC coefficient with a lossless coding scheme, except for
quantization error.
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6. The coefficients are ordered with a zigzag ordering. This is done to place as
many zeros in a row as possible.
DC AC(01) AC(07)
AC(70) AC(77)
Figure 2-7 Zig Zag Ordering
7. Entropy encode the coefficients using Huffman coding. Tables must be supplied
to the encoder. The DC coefficient is Huffman coded using the DC tables, and
the AC coefficients are coded using the AC tables. At this stage the
compression will occur. With more zero runs, more compression will occur.
Figure 2-9 shows the complete overall encoding flow.
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Figure 2-8 Encoding flow
Decoding is essentially the reverse of encoding, therefore this section on the
decoder has only the essential information on its function. The following is a list of the
steps done to decode compressed image data. Figure 2-9 shows the overall decoding flow.
1. Entropy decoding, using Huffman coding. The tables must be supplied. The
result will be 64 coefficients in a 8 x 8 array.
A. Decode the DC coefficient, using DC Huffman table and predictor from
last DC coefficient. DC value = Last DC value + decode value.
B. Decode the AC coefficients using the AC Huffman table.
2. Undo the zigzag reordering.
3. De-quantize the coefficients. Table(s) must be supplied.
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4. Run the coefficients through the inverse discrete cosine transform (JDCT).
^V^c (2x + l)uII (2y + l)vn




(^4an^G = -j= foru,v = 0,Cu,G = l otherwise
5. Level shift; for an 8 bit image, add 128 to each pixel.















Figure 2-9 Decoding Flow
The JPEG standard does not specify how to implement the above steps, it only
specifies what comprises the encoder and decoder. Different implementations, such as




This section contains a brief description of the interchange format found in a
compressed image that can be decoded by this project. This is not meant to be an
exhaustive description of the complete interchange format specified by the JPEG standard.
For the complete description refer to the standard. The interchange format consists of
marker, table data and the image data. Markers denote specific sections in the compressed
data. An example of such a marker is the Define Huffman Table(s), DHT, marker. It
denotes a section where Huffman table data are defined. Table data are the actual Huffman
or quantization tables. Figure 2-10 shows a typical format of the compressed image data.











Figure 2-10 Typical compressed image data format.
The markers found in the compressed data are SOI, EOI, SOF, SOS, DQT, DHT, COM
and APP. They are defined in table 2-7 along with their codes.
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Marker Definition Code (hex)
SOI Start OfImage FFD8
EOI End OfImage FFD9
SOF Start OfFrame FFCO
SOS Start OfScan FFDA
DQT Define Quantization Table(s) FFDB






The SOF marker is found at the start of the frame header. At the start of the scan header,
the SOS marker will be found. In the tables/misc. boxes there may be Huffman tables,
quantization tables, comments or application specific information. These will all be
preceded by their appropriate markers.
2.4 VHDL
2.4.1 Behavioral modeling
"A behavioral model is a model that describes the behavior of the hardware entity
under
test"
[Fan94]. The entity under test can be thought of as a black box. There are
inputs and outputs to this black box, but what implements the functionality of the black
box need not be the actual circuitry. Behavioral modeling is used as the start of a top
down design. Its use is to understand how a system is going to operate, not how to
implement the system. Behavioral modeling can be implemented much quicker than lower
level designs, and thus can give designers and customers an early look at how a system
will work. Once a behavioral model is functional and approved
, by both the designers and
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customers, then a lower level design can be done. Figure 2-1 l[Bha92] shows a schematic








Figure 2-1 1 ADecoder Circuit
Below is the entity that implements the interconnections for the decoder circuit. It is
common to both the behavioral and structural models. Thus the analogy to a black box,
the view to the outside stays the same, but what goes on inside changes.
entity DECODER2x4 is
port (A,B, ENABLE : in BIT; Z: out BIT_VECTOR(0 to 3));
end DECODER2x4;
Figure 2-12 Example VHDL Entity
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The code that implements this entity as a behavioral model is shown below.
architecture DECSEQUENTIAL ofDECODER2x4 is
begin
process (AB,ENABLE)
variable ABAR, BBAR: BIT;
begin
ABAR := not A




not (A and B);
Z(0)
<=
not (ABAR and BBAR);
Z(2)
<=
not (A and BBAR);
Z(l)
<=






Figure 2-13 Example VHDL BehavioralModel
Chapter two of A VHDL Primer by Jayaram Bhasker [Bha92] has a more in depth
coverage of this and other types ofVHDL modeling.
2.4.2 StructuralModeling
Structural modeling is at a lower level than behavioral modeling. It describes the
model as a set of interconnected components, much like a schematic. Figure 2-10 uses
inverters and NAND gates that are interconnected. In the structural model that
implements the decoder, inverters and NAND gates are interconnected. The inverters and
gates are the lowest level devices, each have a behavioral model format. Shown below is
the structural portion of the VHDL code that implements the decoder example from
section 2.4.1.
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architecture DEC STR ofDECODER2x4 is
component INV
port (A: in BIT; Z: out BIT);
end component;
component NAND3
port (AB,C: in BIT; Z: out BIT);
end component;
signal ABAR, BBAR: BIT;
begin
10 INV port map (AABAR);
II: INV port map (B,BBAR);
NO : NAND3 port map (ABARBBAR,ENABLE,Z(0));
Nl ; NAND3 port map (ABAR,B,ENABLE,Z(1));
N2 : NAND3 port map (ABBAR,ENABLE,Z(2));
N3 : NAND3 port map (A,B,ENABLE,Z(3));
end dec str
Figure 2-14 Example VHDL StructuralModel
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3. Implementation
3.1 C program behavioral model
The C program, dec.c was written to be a behavioral model of the JPEG decoder.
Its main purpose was to be able to understand how a JPEG decoder worked. It was not
meant to be an exact match to the VHDL structural design. It does not have the same
input, output or modules that the VHDL implementation has. Since the C program was
only used for an understanding of how JPEG works, and not as a part of the
implementation of the design, it will not be discussed in detail. Refer to appendix A for the
source code to the dec.c program.
3.2 Limitations of Structural Model
This section contains a list of functions that are not available in the decoder. For
each omission, the JPEG baseline standard requirement is stated.
1 . The VHDL decoder will onlywork on grayscale images. This was done to limit
the size of the design to a level that could be implemented in a reasonable time
period. This limitation also reduces the simulation times to a manageable level.
2. The minimum coded unit (MCU) size was limited to one 8x8 block. Most
grayscale images are compressed in this manner; therefore, it was decided not to
add in the extra capability for more than one 8x8 block in a MCU for the few
cases that do not compress this way.
3. Restart markers were not included in the design of the decoder. Restart markers
reset the decoding of a scan to an initial state at set intervals. This is helpful if
errors are introduced into the compressed image data. With restarts, only the
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section in a given interval will be affected by the error. Without restarts, the
entire image after the error will be affected.
3.3 VHDL Structural model
This section describes how the VHDL behavioral model of the JPEG decoder was
designed and implemented. The structural model will be described in the same manner it
was designed, using a top down approach. A top down design starts with high level
abstract blocks and works down to specific detailed small blocks. An example would be
an upper level abstract block of a car, with some lower levels being brakes, tires and
engine. These lower levels may be abstract blocks themselves that can be broken down
into smaller blocks.
3.3.1 VHDL Test Bench
As seen in figure 1-2, the upper most level of the VHDL design is the test bench.
























Figure 3-1 VHDL Test Bench
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The three parts that make up the VHDL test bench are the decoder, memory and display
blocks. These blocks are defined in table 3-1. The interconnecting signals between the
three blocks are defined in table 3-2. The exact behavior of these signals is shown in more
detail in the decoder section, 3.3.2.
Memory A VHDL behavioral model of the memory that stores the
compressed image data. This module reads the compressed image
data from a file.
Decoder The JPEG decoder, described in detail in section 3.3.2
Display A VHDL behavioral model of a display module. This module
accepts the decompressed image and writes the data to a file.
Table 3-1 VHDL Test BenchModules
clock system clock
reset Resets the decoder to an initial state. Initial state is awaiting signal
to begin decoding. Reset has precedence over all other signals.
start_decode Signals the decoder to start decoding a compressed image. The
decoder looks for a rising edge on this signal.
decoding When on, signifies that the decoder is decompressing an image.
When off, decoder is awaiting a start decode signal.
complete Signals that the decoder has completed decompressing data.
complete ack Signals the decoder that the complete signal was seen.
intr Signals that an error occurred while the decoder was decompressing
data.
isr data Interrupt data fromwhich the cause of an error can be determined.
cmprssed data Compressed data that is input into the decoder a byte at a time.
next byte req A request from the decoder for the next byte of compressed data.
next_byte_ack Acknowledgment that the next byte request was signaled,
compressed data is valid on cmprssed data line.
read
en-
Data could not be obtained from memory.
result data Decompressed data, output from the decoder a byte at a time.
result data valid Decompressed data is valid on the result data line.
result data ack Decompressed data has been delivered to display module.
Table 3-2 VHDL Test Bench Interconnecting Signals
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To implement the VHDL test bench, a source file that connects the modules together is
needed. This file also provides the stimulus to the inputs signals; clock, reset,
startdecode, and completeack. It also checks the output signals decoding, complete, intr
and isrdata. The basic structure of the VHDL test bench is shown in figure 3-2. For the
complete test bench, refer to the JPEG source file in appendix A.
entity jpeg is
end jpeg;



































Figure 3-2 VHDL Test Bench Basic Structure
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3.3.2 Control Signals
Throughout the design of the JPEG decoder many control signals are used. This
section describes how control signals are used to communicate between two modules.
Control between different modules is accomplished using a handshaking scheme. The
handshaking methodology is shown in the following example. This example has two
modules, A and B, which need to communicate some task between themselves. There are
two control lines between the modules, REQ (request) and REQ_ACK (request
acknowledged). These two control lines are used in conjunction with a data line. In this
example, module A will need to request data from module B. Figure 3-3 shows the












Figure 3-3 Control Signals Example Schematic
The REQ line is used by module A to request data from module B. Module B signals that
the data are valid on the DATA line by using the REQ ACK line. The exact syntax for
requesting and acknowledging is as follows:
1. Reset state, both REQ and REQACK are set to 0. This is the initial state.
Module A waits to do work, and module B waits for the REQ signal to
change to 1. TheDATA line starts in an unknown state.
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2. Module A receives an external signal to start work, it then changes REQ line
from 0 to 1 .
3 . Module Awaits for REQ_ACK line to change from 0 to 1 .
4. Module B receives REQ change from 0 to 1. Does internal work to obtain
data for module A.
5. Module B puts data onto DATA line.
6. Module B changes REQACK line from 0 to 1.
7. Module B waits for REQ line to change from 1 to 0.
8. Module A receives REQ_ACK line change from 0 to 1 .
9. Module A returns REQ line to 0. (Note, it would be an improvement to take
the data from B at this point.)
10. Module Awaits forREQACK line to return to 0.
11. Module B receives REQ signal change back to 0. Module B returns to initial
state, restoring REQ_ACK signal to 0. Data line is not changed in the initial
state.
12. Module A receives REQ_ACK signal change to 0. It will now take data from
the DATA line and continue with work. Module B will not change the data
line until the next request. Note, in this design only these two modules may
talk to each other. Thus the data will remain valid until module A is done
with the current data and make a new request.
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Note that this is a synchronous design, and all actions occur with an edge of a
clock. In all modules used in the design of the JPEG decoder this is the method
used with control signals. An example timing diagram is shown below in figure 3-4
Figure 3-4 Example Control Signals Timing
3.3.3 Decoder Module
The decoder module is the structural model of the JPEG decoder. It consists of
seven major components that control and handle the decompressing of image data. The
main unit in the decoder is the controller. The other major units are the NextByte module,
ISR (Interrupt Status Register) module, FindSOI (Find Start of Image) module, FindSOF
(Find Start of Frame), FrHeader (Frame Header) module, FindEOI (Find End of Image)
module, FindSOS (Find Start of Scan) and DecodeScan (Decode Scan) module. Figure
3-5 shows the major components that that make up the decoder. Note, this is not a
complete diagram of the decoder, it only shows the major control and data signals. Later






















Figure 3-5 Major Components ofDecoderModule
The decoder module is made up of interconnections between many submodules. The
actual source code for the decoder has no functionality, it only connects modules that
accomplish the parts of the decoding. Figure 3-6 shows the basic structure of the decoding
module. See appendix A for the complete decoder source code.
Name decoder entity
Purpose JPEG baseline decoder
Author Douglas A. Carpenter
Created 12-Mar-1994
Revised
library and use clauses
library ieee;
use ieee. std_logic_1164 . all;
use ieee . std_logic_1164_extensions . all ;
library my_packages;
use my_packages .package_l . all ;
library my__components;
use my_components . isr . all;
include all components
use my_components . huff_acdcsel6. all;
entity decoder is
port ( -- control inputs/outputs
clock in std ulogic;
start decode in std ulogic;
decoding out std ulogic;
complete out std ulogic;
complete ack in std ulogic;
intr out std ulogic;
isr data out std logic v
start decoding compressed data in memory




:>r(7 downto 0); interrupt status register
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reset ; in std ulogic; reset flag
--
compressed data in
cmprssed_data : in std ulogic vector (7 downto 0);
-- input compressed data
next_byte req : out std ulogic;
--
request for next byte of compressed data
inc_data_ack : in std ulogic; -- next byte is valid for read
read^err
. in std ulogic;
--
error reading next byte
result_data_valid : out std ulogic;
result_data : out std ulogic vector(7 downto 0);
result_data_ack : in std ulogic);
end decoder;
Name : decoder arch
Purpose . decoder module
Author : Douglas A. Carpenter
Created : 12-Mar-1994 DAC
-- Revised :
architecture decoder arch of decoder is
component isr
port ( reset : in std ulogic;
interconnections






port ( clock : in std ulogic;
-- interconnections
result data ack in std ulogic);
end component;
signal work req std ulogic vector (2 downto 0);
-- define internal signals















Figure 3-6 Layout ofDecoder VHDL Source Code
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ControllerModule
The controller module is the brains of the decoder. It has the external inputs and
outputs to the decoder that signal when to start decoding. The controller determines
which sub-module in the decoder will be working on the compressed data. Figure 3-7
shows the symbol for the controller. A feature of designing with Mentor Graphic's
Corporation System 1076 VHDL is that symbols can be created from the entity
definitions. Source code for the controller is found in Appendix A.
s t a r i e c o d e
reset
r e q r r
c omp I et e_oc k
clock
ack
wor k e q (
2: 0 )
i n t r
dec od i ng




Figure 3-7 Controller Symbol
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start decode External signal to start decoding compressed data.
decoding External output to signal that decoding is in process.
complete External output to signal that decoding is complete.
completeack External input to signal that complete has been
received.
intr External output, an error has occurred decoding the
compressed data. Check ISR register for error cause.
workreq Internal control bus. Different requests are put on the
bus to request a module perform its operation. See
table 3-4 forwork request codes.
ack Work requested is complete
req_err Work requested can not be completed, an error
occurred
Table 3-3 Controller Signals
work req code definition
000 No request, also signals that the last ACKwas
received.
001 Request that FindSOI module perform its
operation
010 Request that FindSOF module perform its
operation
011 Request that FrHeader module perform its
operation
100 Request that decframe module perform its
operation
110 Request that FindEOI module perform its
operation
all others not used
Table 3-4 WorkRequest Codes
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For the remaining modules, the flow will not be shown. See the appropriate module's
corresponding state table or VHDL source code. The flow of the controller is as follows:
Step 1. Reset state, set all outputs to their initial state. Wait for startdecode
signal.
Step 2. Received startdecode signal. Send out workreq code to find start of
image (SOI).
Step 3. Wait for acknowledgment from FindSOI module that SOI marker was
found. If a req_err is returned, go to error step.
Step 4. Received ACK from FindSOI, send out workreq code to find start of
frame (SOF).
Step 5. Wait for acknowledgment from FindSOF module that SOF marker was
found. If a req_err is returned, go to error step.
Step 6. Received ACK from FindSOF, send out work request to the frame header
module to perform its operation.
Step 7. Wait for acknowledgment from FrHeader module that the frame header
data were read in correctly. If a req_err is returned, go to error step.
Step 8. Received ACK from FrHeader module, send out work request code to
the DecFrame module.
Step 9. Wait for acknowledgment from DecFrame module that the frame was
decoded properly. If a req_err is returned, go to error step.
Step 10. Received ACK from DecFrame module, send out work request code to
the module to find the end of image (EOI) marker.
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Step 11. Wait for acknowledgment from FindEOI module that the EOI marker
was found. If a req_err is returned, go to error step.
Step 12. Received ACK from FindEOI module that decoding is complete. Send
proper sequence of signals that decoding is complete.
Step 13. Return to step 1.
Error Step : Send proper sequence of control signals using the INTR line to alert
an interrupt. Once complete return to step 1.
The controller is implemented using a state machine. Most modules in the decoder
design are implemented using state machines. Two methods for designing state machines
were used. The first method was not an efficient method, and it was used only on a few
modules at the start of the design process. The basic process of this first method will be
explained for the controller. Since the controller is rather large an in depth discussion will
not be shown for the module. The ISR module will cover this method in detail later in the
thesis. All other modules that use this method will only be noted. The downfall of this first
method is that it is very cumbersome to use and when changes are necessary on a module
it is a difficult and time consuming process. Also, understanding the source code is very
difficult to do without a state table. The steps in the process to implement the state
machine are:
1. Design a state table. The state table for the controller is found in appendix B.
2. Code the state table into an espresso program input.
3. Run the espresso program, obtain the espresso output. The espresso output for
the controller is found in appendix B.
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4. Use the espresso output to write the VHDL code. Code is written using
minterms. Minterms are found as the rows in the espresso output. They are
labeled AO to A30 for the controller. With these minterms, the state variables
(D3 to DO) and outputs are derived using sums.
Making improvements using this method results in major changes to all the minterms and
the sums used. Usually a complete rewrite of the source code is required. For this reason,
this method of implementing state machines was abandoned for the second method. The
first method will be referred to as the espresso method throughout the rest of this thesis.
The second method is the direct method and it will be covered in the first module used.
NextByte Module
The NextByte module is used to supply one common interface to the compressed
data memory. If changes are made to the way the compressed data is accessed, only this
module needs to be changed. The NextByte module was designed as a state machine. The
method used in the design was the espresso method. A detailed description of the espresso
method is shown for the NextByte module following the symbol and signal tables. Figure
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Figure 3-8 NextByte Symbol




next byte req Request to memory for next byte ofdata.
inc_data_ack ACK from memory, data is valid on
cmprssed data line.
read err Error at memory providing next byte ofdata
cmprsseddata Compressed data from memory. Input a byte at a
time.
next req Internal request for next byte ofdata.
nextack Internal response to nextreq. Will signal that data
are valid on data line.
data Internal data line. The size is a byte.
en-
Internal error line. Signals that there was an error
reading from memory.
Table 3-5 NextByte Signals
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The following is a step-by-step description of the espresso method for coding state tables.
Step 1: Create a state table of the functionality needed for the module. Table 3-6 is


































0 0 0 0 X X 0 0 0 0 0 0 Wait for next request
0 0 0 1 X X 0 0 1 0 0 1 Got next request, send out to memory a request
0 0 1 X 0 0 0 0 1 0 0 1 wait for inc ack
0 0 1 X X 1 1 1 0 1 0 err on memory req
0 0 1 X 1 0 0 1 0 0 0 got inc ack , no err
0 1 X 1 X 0 1 0 0 0 wait for inc ack to return to 0
0 1 X 0 X 0 0 1 0 0 inc ack returned to 0, send next ack
0 0 1 X X 0 0 1 0 0 wait for next req to return to 0
0 0 0 X X 0 0 0 0 0 0 next req returned to 0, go to 000
1 1 X X 1 1 1 0 1 0 err state, wait for next req to return to 0
1 0 X X 0 0 0 0 0 0 err state, next req returned to 0
0 0 X X X 0 0 0 0 0 0 Not Used
0 1 X X X 0 0 0 0 0 0 Not Used
1 0 X X X 0 0 0 0 0 0 Not Used
Table 3-6 NextByte State Table
Step 2. Create an espresso input file from the state table. Figure 3-9 is the espresso
input file. The comments in the espresso input file define the inputs and
states needed for the NextByte module. The data in the espresso input file
are the same as the state table.
# NextByte espresso input
. i 6 # number of inputs
.06 # number of outputs
. type fr
.phase 111111 #non inverted outputs
#
# The first six columns are inputs
# The second six columns are outputs
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# next byte req
#
# - stands for don't care, same as X in state table
000 0 000 000
000 1 001 001
001 -00 001 001
001 001 111 010
001 -10 011 000
011 -1- 011 000
011 -0- 010 100
010 1 010 100
010 0 000 000
111 1 111 010
111 0 000 000
. end
Figure 3-9 NextByte Espresso Input File
Step 3. Run the espresso input file through the Espresso program. It will create an
espresso output file. Figure 3-10 shows the espresso output for the
NextByte module.
# NextByte esp resso output
.i 6 # six inputs
.o 6 # six outputs
#. phase 111111
#
# The columns are defined the same as in the input file
#




-01--1 111010 # A0
0-1-1- 011000 # Al
-01-00 001001 # A2
1 1 111010 # A3
-101-- 010100 # A4
-001001001 # A5




# minterm AO is (Dl =
#
'0'
) and (DO =
1'
) and (read err =
1'
)
# output D2 is
# AO or A3
. e
Figure 3-10 NextByte Espresso Output File
Step 3: Create the VHDL code from the espresso results. Figure 3-11 Shows the
VHDL code that implements the results from espresso.
-- Name : nextbyte arch
-- Purpose : nextbyte module
-- Author Douglas A. Carpenter
Created : 30-Mar-1994 DAC
-- Revised :
architecture nextbyte arch of nextbyte is
signal D : std ulogic vector) 2 downto 0) ;
signal aO : std ulogic;
signal al : std ulogic;
signal a2 : std ulogic;
signal a3 . std ulogic;
signal a4 : std ulogic;
signal a5 : std ulogic;
signal a6 : std ulogic;
signal idata : std ulogic vector! 7 downto 0);
begin






aO <= 0 ;
al <= 0 ;
a2 <= 0 ;
a 3 <= 0 ;
a4 <= 0 ;
a 5 <= 0 ;




event ) and (clock = '1') and (clock'last value =--
'0'
) ) then





al <= ((D(2) = '0't and (D(0) = '1') and ( inc data ack =
'
1 ));
a2 <= ((D(l) = '0') and (D(0) = '1') and ( inc data ack =
'
0 ) and (read err = '0 ) );
a3 <= ((D(2) = '!') and (next req = '1')) ;
a4 <= ((D(l) = '1') and (D(0) = '0') and (next req = '1
'
) ) ;
a5 <= ((D(l) = '0') and (D(0)






a6 <= ((D(2) = '0') and (D(l) =
'
1') and (D(0) = '1
'
} and ( inc data ack = '0') );
D(2) <= ((aO = '1') or (a3 = '1'));
D(l) <= ((aO = '1') or (al
= '1') or (a3 =
'!'
) or (a4 = '1 ) or (a6 = 1'));
D(0) <= ((aO = '1') or (al = '1') or (a2 =
'1'
) or (a3 = '1 ) or (a5 =
1'
) );
if (inc data ack = '!') then
idata <= cmprssed data;
end if;
end if;
























Figure 3-11 VHDL Source Code From Espresso Output
The VHDL source code implements the results from espresso directly. Minterms
are modified in the main process; the sum of these minterms are used for each
outputs.
ISRModule
The ISR Module is the interrupt status register. When an error occurs in the
decoding process, the intr signal line will be changed from 0 to 1. Along with this line, the
reason for the interrupt will be placed into the ISR. The ISR is an eight bit register that
holds codes for various error conditions. Shown below are the symbol for the ISR module
(figure 3-12), a table of signal definitions (table 3-7) and a table of the current in use error
codes (table 3-8). Only a few codes have been used as of the current implementation. All
extra codes are for future enhancements.
+r
i s r o t o
_
i n ( 7 : 0 ) j g p
reset
isr I o t c h
clock
isr d a t a ( 7 : 0
isr_l q-t ch_ack(frj
OUT





isr latch Input frommodules to latch isr data in.
isrlatchack Output to modules that data have been
latched.
isr data in Interrupt code data from internal modules
isr data External output of interrupt code.
Table 3-7 ISR Signal Definitions
Code Definition
00000001 Error finding SOI marker
00000011 Error loading quantization table
00000100 Error loading Huffman table
00000101 Error finding SOF marker
00000111 Error finding EOI marker
Table 3-8 ISR Codes
The ISR was implemented as a state machine using the espresso method. Appendix B
contains the state table and the espresso results.
FindSOI Module
The purpose of the FindSOI module is to read in compressed data until the SOI
marker is found. Once the SOI marker is found an ACK is returned to the controller. If all
of the compressed data are searched and no SOI marker is found or there is a read error
from memory, then the REQ_ERR is returned to the controller. Figure 3-13 shows the
FindSOI interface. Following that, table 3-9 defines the signals used by the module. The
FindSOI module is a state machine and was designed using the espresso method. See
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work_req Request line from controller, when equal to
the FindSOI request number, begin search
for SOI marker.
nextreq Output to NextByte module for next byte of
compressed data.
nextack Input from NextByte module that data are
valid.
data Compressed data received a byte at a time
err Error reading next byte.
req err Work request could not be completed.
ack Work request was completed successfully,
SOI was found.
isr latch Output to ISR to latch isr data in.
isr latch ack Input from ISR that data were latched in.
isr data in Interrupt code data to ISR.
Table 3-9 7indSOI Signal Definitions
Some of the signals used in the design of the decoder are shared by multiple
modules. One such example is the ACK signal. All of the modules that receive work
requests use the ACK signal. Multiple modules can drive a common signal since only one
module is working at any one time. To code such a line, a wired or resolution function is
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used. A resolution function is used in VHDL when there are multiple inputs to the same
signal. As the name implies, the function will resolve what is the correct output. A wired
or function takes all of the modules signals for the one line and puts them through an OR
gate. The output of the OR gate is the resolved function. Thus when all of the lines are
off, the signal will be off. Ifany of the modules are driving on, the signal will be on. In this
design, only one module is working at any on time, thus only one module will drive the
ACK line. Figure 3-14 shows an example of the wired or function as a schematic diagram.
Figure 3-14 ExampleWired Or Schematic
FindSOFModule
FindSOF reads compressed data until the SOF marker is found. Once the marker is
found an ACK is returned to the controller. As the module is searching for the SOF
marker, if anyDHT or DQT markers are found then the corresponding table load modules
are called. A DHT marker will result in the loading of a Huffman table. The DQT marker
causes a quantization table to be read. The modules that accomplish the loading of these
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Figure 3-15 FindSOF Module
The definitions of the signals used to interface to the FindSOF module are




workreq Work request line from controller. FindSOF
waits untilworkreq line has data that
matches the SOF req value.
ack Acknowledgment back to controller that
work is complete, SOF was found
successfully.
req_err An error occurred when attempting to
locate the SOF marker. See ISR register for
the cause.
nextreq Request from NextByte for a byte of
compressed data.
nextack Acknowledgment from NextByte that byte
on data line is valid.
err Error obtaining a byte frommemory
data Compressed data, size is byte.
isr latch Message to ISR to latch in data.
isrlatchack Return message from ISR that the data was
latched in.
isr data in Data to be latched into ISR register.
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qtable req Request to load a quantization table.
qtable_ack Acknowledgment from quantization table
loader module that table was loaded
successfully.
htable req Request to load a Huffman table.
htableack Acknowledgment fromHuffman table
loader module that table was loaded
successfully.
tableerr Error loading a table. Both quantization and
Huffman loaders used the same signal.
Since only one table is loading at a time,
they can share the line.
Table 3-10 FindSOF Signal Definitions
Fr HeaderModule
The FrHeader module was designed to read in the data that are located after the
SOF marker. This header contains important data related to the image being
decompressed. Figure 3-16 shows the makeup of the frame header.
Frame Header
SOF Lf P Y X Nf
Component-spec.
parameters
C H V Tq
Frame component-specific parameters
Figure 3-16 Frame Header Syntax
For a grayscale image, most of the parameters are will only be one value. Table 3-11 lists
what each parameter is, and the possible or preset values. For a detailed description of the
complete frame header refer to section B.2.2 in the draft international standard.
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SOF
Lf Length of the frame header, excludes the SOF marker. Lf is the
number ofbytes including the two byte length parameter.
Sample precision, for baseline set to 8 bits.




Start ofFrame marker, read in by FindSOF module.
Number of lines.
Number of image components in a frame. Set to one for
grayscale images.
Component identifier. Used for multiple component frames. Set
to 1 for grayscale images.
Horizontal sampling factor. Set to one for this thesis.
Vertical sampling factor. Set to one.
Quantization table selector for the component. Since only one
component for a grayscale image, the Tq parameter is set to
one.
Table 3-11 Frame HeaderDescriptors
Figure 3-17 shows interface of the FrHeader module, and following that table 3-12
describes the signals used.
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workreq Work request from the controller. Frame header module
waits for the correct code.
ack Acknowledgment to controller that frame header was
read in correctly.
req_err Signal controller that an error occurred reading in frame
header data.
nextreq Request to NextByte module for next byte of compressed
data.
nextack Return signal fromNextByte module that byte on data
line is valid.
en-
NextByte module signals that an error occurred reading
from memory.
data Compressed data from memory.
isr latch Message to ISR to latch in data.
isr latch ack Returnmessage from ISR that data were latched in.
isr data in Data to be latched into ISR register.
x latch Signal to X register to latch in data.
y latch Signal to Y register to latch in data.
xy_data X or Y dimension data, fed into both registers. X or Y
latch signal determines which register latches data.
Table 3-12 FrHeader Signal Definitions
The frame header module was designed using the espresso method. Refer to
appendixB for the state table and espresso results.
FindEOI Module
The FindEOI module has one purpose, and that is to find the EOI marker. It
requests compressed data until the EOI marker is found. When found, it returns an
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Figure 3-18 FindEOI Symbol
The FindEOI module was designed using the espresso method. Refer to appendix
B for the state table and espresso results.
dec_frame
The decode frame module, decframe, is a mini controller. It receives a request
from the main controller to decode a frame. When this request is received, in the form of a
code on the workreq line, the module sends requests to two sub-modules. The module
first requests that the start of scan marker be found. Once the start of scan marker is
found, the module requests that the scan be decoded. Once both these requests are
performed, in order, the main controller signals that the frame was decoded successfully.
Since there is only one scan in a frame in a grayscale image, no extra code is needed for
multiple scans. Figure 3-19 shows the interface used by the decmodule. Table 3-13
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Figure 3-19 decframe Symbol
clock System clock
reset System reset
workreq Work request from the controller. Frame header
module waits for the conect code.
ack Acknowledgment to controller that frame header
was read inconectly.
req_err Signal controller that an enor occuned reading in
frame header data.
findsos Request that the findsos module find the SOS
marker.
findsosack Return signal that the findsos module found the
SOS marker successfully.
findsoserr An enor occuned attempting to find the SOS
marker.
decode scan Request that the scan be decoded.




An enor occuned decoding the scan.
Table 3-13 dec frame interface definitions
Find SOS
The FindSOS module has the same function as the FindSOF module, except that it
finds the SOS marker. If any DHT or DQT markers are found, their respective modules
are called to load the tables. Figure 3-20 shows the interface used by the FindSOS module.
Table 3-14 has the definitions for the signals used by the module.
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data(7:0)
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find sos req Request that this module find the SOS marker.
find_sos_ack Acknowledgement to decode frame module that SOS marker
was found.
find_sos_en Enor signal to decodeframe module that SOS marker was not
found in compressed data.
next req Request fromNextByte for a byte ofcompressed data.
next ack Acknowledgement fromNextByte that byte on data line is valid.
en Enor obtaining a byte from memory.
data Compressed data, size is byte.
isr latch Message to ISR to latch in data.
isr latch ack Return message from ISR that datawere latched in
isr data in Data to be latched into ISR register.
qtable req Request to load a quantization table.
qtableack Acknowledgement from quantization table loader module that
table was loaded successfully.
htable req Request to load aHuffman table.
htableack Acknowledgement fromHuffman table loadermodule that table
was loaded successfully.
table_en Enor loading a table. Both quantization and Huffman loaders
used the same signal. Since only one table is loading at a time,
they can share the line.
Table 3-14 FindSOS Signal Definitions
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The FindSOS module uses the espresso method for implementing a state machine.
Appendix B contains the state table and espresso results.
DecodeScan
The DecodeScan module controls the actual decoding of the compressed data for
a scan. It has three functions that it performs sequentially. Once these three have been
completed, the decodescan module signals that it is complete. The three sequential
functions are:
1 . Request and wait for the scan header to be read in.
2. Request and wait for the number ofMCU to be computed.
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decode scan Signal for this module to start.
decodescan ack Return signal to decframe module that the scan has been
decoded successfully.
decodescanen Return signal to the decframe module that an enor
occuned decoding the scan.
decode scan header Signal to the scan headermodule to read in the header
decodescanheader ack Return signal from the scan header module that it was
successful.
decodescanheader err Return signal from the scan header module that an enor
occuned.
computenummcus Signal to compute number ofMCUs module to perform
its operation.
computenummcusack Return signal that the number ofMCUs was successfully
computed.
start scan Signal to the scan pipeline to start.
scan complete Return signal from the scan pipeline that it is complete.
Table 3-15 DecodeScan Signal Definitions
The decode scan module does not use the espresso method for implementing a
state machine; instead it uses a direct approach. No outside tables or programs are needed
to implement the state machine. The state machine is implemented directly into the source
code. Refer to the source code in appendix A for this module to see an example of this
method. This method, the direct method, is much like a high level language program. It is
very readable, and making changes is very simple. When design changes are needed on a
state, only the code associated with that state is affected. All modules here after use this
method. Two notes on coding this way are:
1 . Code all states, even unused ones.
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2. Use caution when using else clauses. If they are to be used, ensure that no
unknown states can cause the else statement to be executed. An example of this
is shown in figure 3-22.
--
Improper method o f coding
if decode scan ack is any value but 0, the next
state will be reached. Thus if decode scan ack =
XU'
the next state will be reached.








Proper method of coding
--
Only when next state ack is equal to 1 wilJ the
next state be reached




end i f ;
Figure 3-22 Differing uses of else clause
An example state machine coded in VHDL is shown in figure 3-23. The module
has four states, uses a synchronous clock, and has an asynchronous reset. Actions occur
on the rising edge of the clock, and resets can occur at any time. In the clock section each
possible state is covered, including any unknown states. Only one state will be executed
each time the process is entered for a clock cycle. The state machine is designed as
follows:
1. State 0 is the reset state, the state machine will remain in this state until input 1 is
equal to 1 . When this occurs it will go to state 1 .
2. State 1 waits until inputl returns to 0. When this occurs, the state changes to
state 2.
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3. State 2 watches the signal input2. When input2 changes to 1, the next state will
be state 3.
4. State 3 waits until input2 returns to 0. When input2 returns to 0, the state
returns to 0, the reset state.
During any of the states the output values may be changed as needed. Notice how
the code is a direct implementation of the four steps noted above. That is the reason for
the name direct approach for implementing state machines.
example process : process (reset, clock)
begin
if (reset = '0') then
Q <= "00";
--









event ) ) then
if (D = "00") then
if (inputl = '1' ) then




remain at state 0
Q <= "00";
end if;
elsif (D = "01") then
if (inputl = 0' ) then
--
change state to 2
Q <= "10";
else
remain at state 1
Q <= "01";
end if;
elsif (D = "10") then
if (input2 *1') then
change state to 3
Q <= "11";
else
remain at state 2
Q <= "10";
end if;





















Figure 3-23 Example VHDL direct coded state machine
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dec_scan_header
The purpose of the decscanheader module is to read in and check the scan
header data. The header data must be checked so that they conform to the restrictions of
this design. Refer to section B.2.3 of the DIS for the syntax of the header. The source
code for this module contains the preset values that must be present in the header.
dato(7:0)
reset
nex t c k
i s r a t c h k
err
decode con e a d e r
clock
i sr t a_i n ( 7- 0 )
next eq
i s r a t c h
decode can






Figure 3-24 decscanheader symbol
ComputeMCUs
The ComputeMCUs module computes the number of 8x8 blocks that are to be
decoded in a scan. For this thesis a minimum coded unit (MCU) is one 8x8 block. The
module takes in the x and y dimensions of the image, multiples the two values together,
and then divides that result by eight. The result is rounded upwards to the nearest whole
number. When an image is compressed, additional pixels are added to either the x or y
dimension to make them multiples of eight. These additional pixels can be discarded when
the image is decompressed. Figure 3-25 shows the symbol for the ComputeMCUs
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Figure 3-25 Compute_MCUs Symbol
3.3.4 Decoding a Scan
The actual decoding of a scan is accomplished by a set of modules. Several
modules were used to break up the decoding process into smaller blocks. With smaller
blocks a pipeline can be created. With a pipeline, data can be decompressed at a faster rate
than a system without a pipeline. The pipeline is created by breaking up the decoding of an
8x8 block into four parts. The four parts are: loading an 8x8 block from memory,
dequantization, inverse discrete cosine transform and unloading data to display memory.
The loading module involves Huffman decoding ofthe compressed data into 8x8 blocks of
data. The speed of the pipeline will be limited to the slowest module in the pipeline. There
will be a latency in the pipeline that is due to waiting for the first block to be decoded.
This pipelined implementation uses a single buffering scheme. Single buffering occurs
when one stage must wait until the other is done with the buffer before it can be used. The
advantage of a pipeline can be shown by a simple example. In this example a 64x64 pixel
image is to be decoded. The 64x64 pixel image has 64 blocks of size 8x8 to be decoded.
Figure 3-26 shows the two methods which are to be used to decode this image. Each
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block has a time associated with it that represents how long it takes to process data. The
total time it takes to process a given number ofblocks is defined by:
Ttotai = (N+(P-1)) X T^weststage [Cok91]
whereN number of 8x8 pixel blocks in the image
P : number of stages in a pipeline
and Ttotai excludes the time to load the pipeline.
For the non-pipelined stage the number of stages (p) is one. The pipelined method has a P
of four. The total times are:
Ttotai = 2048ns non-pipelined method, Tsiowest
= 32ns
Ttotai = 670ns pipelined method, Tsi0west
= 10ns
With larger numbers ofblocks, the pipelined method will have even faster times versus the
non-pipelined method. For a more detailed analysis refer to chapter four ofParallel
Programs for the Transputer by Ronald S. Cok [Cok91]. Improvements that can be made
to the pipeline will be discussed in the conclusions section of this thesis.
load dequantize idct unload






Figure 3-26 Example Pipelined and Non-pipelined Systems
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The modules used to implement the decoding ofa scan process are shown in figure






















Figure 3-27 Scan DecodingModules
load coeff
The loadcoeffmodule is that part of the pipeline that decodes the scan. It controls
the loading of data from the compressed data stream into 8x8 blocks. The loadcoeff
module reads in the number ofMCUs to be decoded. Once this number ofMCUs has been
decoded, a complete signal is sent to the dequantize module. Control of the memory
buffer, related to this module, is done by the use of two handshaking signals,
aemptyright and afullright. Using these two signals data is only loaded when the
dequantization module is ready. Thus data are not overwritten at any time. See the source
code for the detailed syntax of this handshaking. Loading is done by Huffman decoding.
The Huffman decoding is accomplished using two steps. First the DC coefficient is
decoded; then the remaining 63 AC coefficients are done. The module doloadcoeff
controls the Huffman decoding process for each 8x8 block of data. Figure 3-28 shows the
symbol of the loadcoeffmodule.
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Figure 3-28 loadcoeff symbol
dequantcoeff
The dequantcoeff module controls the dequantizing of 8x8 blocks. The actual
dequantizing is done by the dequantize module. Access to the input and output buffers is
done by the dequantizecoeffmodule. Figure 3-29 is the symbol for the interface used by
this module. The simplified steps of this module are:
1. Check for a full signal on the input buffer. When full, go to unload step.
2. Unload input buffer and signal that buffer is unloaded.
3. Dequantize data, done by calling the dequantize module.
4. Check ifoutput buffer is empty. When empty, load data to the output buffer.
5. Goto step 1.
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Figure 3-29 dequantcoeff symbol
idct coeff
The idctcoeff module controls the dequantizing of 8x8 blocks. The actual
transform is done by the idct module. Access to the input and output buffers is done by the
idctcoeff module. Figure 3-30 shows the symbol for the idctcoeff module. The
simplified steps of this module are:
1. Check for a full signal on the input buffer. When full go to unload step.
2. Unload input buffer and signal that buffer is unloaded.
3. Do the inverse discrete cosine transform on the data, calling the idct module.
4. Check ifoutput buffer is empty. When empty, load data to the output buffer.
5. Go to step 1.
See the source code for a detailed description of this process.
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Figure 3-30 idctcoeff symbol
unload coeff
The purpose of this module is to control the unloading of image data to the display
memory. This module controls the access to the input buffer, and calls the dounload
module to do the actual unloading. When the idctcoeffcomplete signal is received and
the final buffer is unloaded, the scancomplete signal is sent to the decodescan module.
Refer to the source code for a detailed description of this module. Figure 3-31 shows the
interface of this module in symbol format.
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Figure 3-31 unloadcoeff symbol
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mem64x8 and mem64xl6
The mem64x8 module is a 64 element register that has 8 bits for each element. The
mem64xl6 module is the same except it has 16 bits per element. Figure 3-32 shows the
mem64x8 symbol. Change the size of the data lines to 16 bits for the mem64x8. These
memory modules are used in between stages in the pipeline. Most data are 8 bits, except at









mempr es e t
Idl
dout 1(7:0)
Figure 3-32 mem64x8 Symbol
The following is a list of the remaining components that make up the pipeline. A short
description is given for each module. For the actual interface used, refer to the VHDL
source code in appendix A.
do Ioad_coeff
The dodecodecoeff module controls the do loadDC and do loadAC
modules. It has two basic steps. The first is to signal do loadDC to operate, and when
that step is complete the do loadAC module is signaled. When both steps have been
completed in order, a complete ack is returned to the loadcoeffmodule.
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do loadDC and do load_AC
These two modules control the actual Huffman decoding of the compressed image
data. The do loadDC controls the Huffman decoding of the DC coefficient in an 8x8
block. Do loadAC controls the Huffman decoding of the remaining 63 AC coefficients in
the 8x8 block. These two routines use the following modules to accomplish their tasks:
decode, receive, extend and nextbit. The functionality of these routines can be found in the
DIS section F.2.2. There are also modules used by these routines to access the Huffman
tables. These are mentioned in section 3.3.5 of this thesis.
dequantize
The dequantize module takes the data that were Huffman decoded and dequantizes
it using the quantization table.
idct
The idct module does the actual inverse transform on the dequantized data. This
module is a behavioral model of the inverse discrete cosine transform. Coding this for
synthesis would require a rather complex design considering the use of cosines and
floating point numbers. The transform was split into the separable one-dimensional
transform. Once the transform is complete, the data are sent to the unload buffer.
dounload
The dounload module is responsible for unloading the decompressed image data
to the display module. It is a very simple module that first reads in the input buffer; and
then sends the data out to the display module.
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3.3.5 MiscellaneousModules
The following is an abbreviated list of the remaining modules; only the purpose is stated
for each module. No symbols or interconnections are given.
Quantization table modules
The following modules are used for the loading and storage of the quantization
table:
defineqtable : This module controls the loading of the quantization table data.
qaddr: The address that accesses the memory that stores the quantization data is
controlled by this module. It is used only for writing data. This was a very
inefficient method of accessing memory, and was used only once.
qmem: Qmem is the actual memory where the quantization data are stored. It is a
very poor implementation of a memory module. Refer to any of the
Huffman table register banks for a better example of implementing
memory. A feature for speeding up simulations is included in this module.
A predetermined table is loaded upon reset. Thus the loading of the
quantization table can be eliminated. This is useful when testing the
pipelined stages.
Huffman decoder loader modules
The following routines are used for the loading, storage and access to the Huffman
tables. There are two Huffman tables, one for the DC data, and the other for the AC data.
The routines are :
1. definehtable : Controls the following routines that read in and load Huffman
tables.
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Routines controlled by definehtable are huffcontroller ,huff_read_in,
huff load, huff_bits_addr, huff_bits, huff_vals_addr, huff_vals, huffjencntr,
huffacdcsel, huffacdcreg, huffJen loader, huffbitsloader,
huffvals loader, huffloadsize, huffloadcode, huff_reg256by8,
huff_reg256byl6, and huff^en.
2. huff_reg256by8, huff_reg256byl6, huff2_256by8, huff_regl6byl6 and
huff_regl6by8: These modules are used to store the Huffman tables. There are
two modules of each type; one is for the DC table and the other is for AC table
data. These registers contain a special feature for speeding up simulations. Upon
preset they are preloaded with a standard set of tables. Thus, if a test image uses
the same set of tables, it can be decoded without the need for including the table
data. This is useful when testing the pipeline stages. The time to load the tables
is eliminated.
3. huffacdcsel, huffacdcsel16 and huffacdcsel6: These modules are used to select
which table, DC or AC, provide input to the Huffman decoder modules decode
and receive.
Miscellaneous





Figure 4-1 shows a timing diagram from a simulation of the VHDL decoder. An
expanded view of figure 4-1 is shown in figure 4-2. A 16x16 pixel image was decoded
using the structural VHDL model. Using a clock with a 10 nanosecond period, the
decoding of the compressed data took 450,898 ns. The compressed data contained one
quantization table, aDC huffrnan table, a AC hufffnan table and the compressed image
data. The operation of the pipeline can be seen by examining the do load, dodequant,
dojdct and downloading signals. By examining the doJdct transform signal, it can be


































































































































































































































































































































Figure 4-1 Decoding Timing Diagram
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Figure 4-2 Timing Diagram, Expanded
- Continued
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Figure 4-2 Timing Diagram, Expanded
- Continued
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A 16x16 pixel image was used to test the decoder implemented in VHDL. A small
image was chosen to limit the time needed to run the simulations. The 16x16 size was
chosen because it contained more than one 8x8 block, and had data in more than one row
or column. The original image is shown in figure 4-3. The actual pixel data values are
shown in figure 4-4. For all images shwon in this chapter, 0 is for black, and 255 is for
white.
Figure 4-3 Test Image - Original
106 106 106 106 106 106 106 106 109 115 107 94 117 129 161 149
147 157 142 150 148 137 155 147 160 160 160 160 160 160 160 160
160 157 161 163 156 188 173 163 177 174 172 174 177 177 175 172
196 185 174 172 179 184 182 177 171 184 174 191 187 150 156 158
163 155 148 149 106 106 106 106 106 106 106 106 109 115 107 94
in 129 161 149 147 157 142 150 148 137 155 147 160 160 160 160
160 160 160 160 160 157 161 163 156 188 173 163 177 174 172 174
m 177 175 172 196 185 174 172 179 184 182 177 171 184 174 191
187 150 156 158 163 155 14 8 149 106 106 106 106 106 106 106 106
109 115 107 94 117 129 161 149 147 106 106 106 106 106 106 106
106 109 115 107 94 117 129 161 149 147 157 142 150 148 137 155
147 160 160 160 160 160 160 160 160 160 157 161 163 156 188 173
163 177 174 172 174 177 177 175 172 196 185 174 172 179 184 182
177 171 184 174 191 187 150 156 158 163 155 148 149 157 142 150
148 137 155 147 160 160 160 160 160 160 160 160 160 157 161 163
156 188 173 163 177 174 172 174 177 177 175 172 196 185 174 156
Figure 4-4 Test Image - Original, Values
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The original image was then compressed using the Independent JPEG Group
compression software. The compressed data was then decompressed using four different
methods. The methods used are: the Independent JPEG Group decompression routine, the
XV software, the dec.c program and the VHDL implementation. The Independent JPEG
Group was then used as a standard. The three other methods were compared to this
standard, and difference images were created showing how accurate the decompressing
methods are. Figure 4-5 through figure 4-15 show the decompressed images, the actual
data and the difference data for all methods.
Figure 4-5 Independent JPEG Group Software Decompression Result, Image
97 106 114 114 106 100 100 103 104 117 106 90 112 146 154 147
161 154 145 141 143 150 158 162 163 168 158 150 157 162 161 164
159 155 153 160 170 172 164 155 171 172 172 180 183 169 164 179
195 187 179 177 181 187 189 188 178 179 179 185 184 164 151 161
162 160 152 136 117 104 100 100 101 110 108 108 114 109 98 96
113 129 149 158 155 149 148 150 131 146 146 142 156 168 164 159
166 165 162 158 155 155 158 161 170 184 180 168 172 177 174 173
173 171 174 182 191 191 182 172 169 182 182 176 177 177 179 190
189 161 152 161 161 156 154 149 120 103 96 106 109 101 100 109
109 103 103 106 112 132 154 162 132 118 110 113 115 108 104 106
104 115 116 100 96 115 138 146 152 148 144 143 147 149 149 148
145 163 166 156 155 160 166 171 156 162 163 156 157 168 175 175
161 170 170 174 185 177 165 168 180 190 190 176 168 176 185 187
179 183 172 175 192 181 161 165 155 162 161 150 142 146 151 152
136 155 146 140 162 164 151 158 162 161 159 160 163 164 159 154
153 190 184 162 176 181 169 172 182 173 170 179 189 186 171 158
Figure 4-6 Indepenent JPEG Group Software Decompression Result, Values
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Figure 4-7 XV Result, Image
97 106 114 114 106 100 100 103 104 117 106 90 112 146 154 147
161 154 145 141 143 150 158 162 163 168 158 150 157 162 161 164
159 155 153 160 170 172 164 155 171 172 172 180 183 169 164 179
195 187 179 177 181 187 189 188 178 179 179 185 184 164 151 161
162 160 152 136 117 104 100 100 101 110 108 108 114 109 98 96
113 129 149 158 155 149 148 150 131 146 146 142 156 168 164 159
166 165 162 158 155 155 158 161 170 184 180 168 172 177 174 173
173 171 174 182 191 191 182 172 169 182 182 176 177 177 179 190
189 161 152 161 161 156 154 149 120 103 96 106 109 101 100 109
109 103 103 106 112 132 154 162 132 118 110 113 115 108 104 106
104 115 116 100 96 115 138 146 152 148 144 143 147 149 149 148
145 163 166 156 155 160 166 171 156 162 163 156 157 168 175 175
161 170 170 174 185 177 165 168 180 190 190 176 168 176 185 187
179 183 172 175 192 181 161 165 155 162 161 150 142 146 151 152
136 155 146 140 162 164 151 158 162 161 159 160 163 164 159 154
153 190 184 162 176 181 169 172 182 173 170 179 189 186 171 158
Figure 4-8 XV Decompression Result - Values
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Figure 4-9 XV Difference Table
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Figure 4-10 Dec.c Result, Image
97 106 115 115 107 101 101 104 104 118 106 91 113 145 153 147
161 153 145 140 143 150 157 162 162 167 158 149 157 162 161 164
159 154 153 160 169 172 164 154 171 172 172 179 183 169 163 178
194 186 178 176 180 186 188 187 178 178 179 184 184 163 150 160
161 159 151 135 118 105 100 101 102 111 109 108 115 110 99 97
113 129 149 157 154 148 147 149 130 146 146 142 155 167 164 158
166 165 161 157 155 154 157 160 169 183 179 168 171 176 173 172
172 171 173 182 191 191 182 172 168 181 181 176 177 176 179 190
188 160 152 160 160 156 153 149 121 104 97 107 110 101 100 109
110 104 104 107 113 132 153 161 131 118 110 114 115 109 105 107
105 116 116 101 97 116 138 146 151 147 143 143 146 148 148 147
144 162 165 155 154 160 166 170 155 162 162 156 157 167 174 174
160 170 170 173 184 177 164 167 180 189 189 175 167 175 184 186
179 183 172 174 191 180 160 165 155 162 161 149 142 145 151 151
135 155 146 140 162 163 150 157 161 160 159 160 163 163 159 153
153 190 183 162 176 181 168 171 182 173 170 179 188 185 170 157
Figure 4-11 Dec.c Result, Values
0 0 1 1 1 1 1 1 0 1 0 1 1 -1 -1 0 0
-1 0 -1 0 0 -1 0 -1 -1 0 -1 0 0 0 0 0 -1
0 0 -1 0 0 -1 0 0 0 -1 0 0 -1 -1 -1 -1 -1
-1 -1 -1 -1 -1 0 -1 0 -1 0 -1 -1 -1 -1 -1 -1 -1
1 1 0 1 1 1 1 0 1 1 1 1 0 0 0 -1 -1
-1 -1 -1 -1 0 0 0 -1 -1 0 -1 0 0 -1 -1 0 -1
-1 -1 -1 -1 -1 0 -1 -1 -1 -1 -1 0 -1 0 0 0 0
0 -1 -1 -1 0 0 -1 0 0 -1 -1 0 -1 -1 0 -1 0
1 1 1 1 1 0 0 0 1 1 1 1 1 0 -1 -1 -1
0 0 1 0 1 1 1 1 1 0 1 1 1 0 0 -1 -1
-1 0 -1 -1 -1 -1 -1 -1 -1 -1 -1 0 0 -1 -1 0 -1
0 0 -1 -1 -1 -1 0 0 -1 -1 0 -1 -1 0 -1 -1 -1
-1 -1 -1 -1 0 0 0 -1 -1 -1 -1 0 0 0 0 -1 0
-1 0 -1 -1 0 0 0 0 -1 -1 -1 -1 -1 0 0 0 -1
0 -1 0 0 -1 0 0 0 -1 -1 0 0 0 0 -1 -1 -1
-1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Figure 4-12 Dec.c Difference Table
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Figure 4-13 VHDL Result, Image
97 106 114 114 106 100 100 103 104 117 106 90 112 146 154 147
161 154 145 141 143 150 158 162 163 168 158 150 157 162 161 164
159 155 153 161 170 172 165 155 171 172 172 180 183 169 164 178
195 187 179 177 181 187 189 188 178 179 179 185 184 164 151 161
162 160 152 136 118 105 100 100 101 110 109 108 114 109 98 96
113 130 149 158 155 149 148 150 131 146 146 142 156 168 165 159
166 165 162 158 155 155 158 161 170 184 179 168 172 176 173 173
173 171 174 182 191 192 182 172 169 182 182 176 177 177 179 190
189 161 152 161 161 156 154 149 121 103 96 106 109 101 100 109
109 103 103 106 112 132 154 162 132 118 110 113 115 108 104 106
104 115 116 101 96 115 138 146 152 148 143 143 147 150 149 148
145 162 166 156 154 160 166 171 156 163 163 157 157 168 175 175
161 171 171 174 185 177 165 168 180 190 190 176 168 175 185 187
179 183 172 175 192 181 161 165 156 162 161 150 142 146 151 152
136 155 146 140 162 164 151 158 162 161 159 160 163 164 159 153
153 190 184 162 176 181 169 172 182 173 170 179 189 185 171 157
Figure 4-14 VHDL Result, Values
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 1 0 0 1 0 0 0 0 0 0 0 0 -1 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
1 1 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0
0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0
0 0 0 0 -1 0 0 -1 -1 0 0 0 0 0 0 1 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0
-1 0 0 1 0 0 0 -1 0 0 -1 0 0 0 0 1 0
1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0
0 -1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 -1 0 0 0 0 0 0 0 0 0 0 0 0 0 -1 0
-1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Figure 4-15 VHDL Difference Table
From the results it can be seen that the XV program was a perfect match to the
Independent JPEG Groups software. The dec.c program and the VHDL software had
errors that were only plus or minus one from the standard. The reason for the differences
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is most likely due to differing implementations of the IDCT. The dec.c and VHDL code
use separable 1-D transforms to implement the IDCT, while the XV software and
Independent JPEG group use other methods for the IDCT.
4.3 Synthesis of a module
This section contains an example synthesis of one module used in the design of the
decoder. The controller module will be as the example module. Only the results of each
step in the synthesis of the module will be presented. Refer to the Mentor Graphics
manuals for more information on how to perform the synthesis. The first step of the
synthesis is to run the compiled VHDL code through the Autologic software. This will
produce a symbol for the module, and a schematic of the circuitry needed to implement
the module. Figure 4-16 shows the symbol created, figure 4-17 and shows the circuit
diagram.
f
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Figure 4-16 Controller Symbol
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Figure 4-17 Controller Schematic
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Once the schematic and symbol have been created, the circuit must be prepared to
be constructed from standard cells. Input, output, power and ground pads must be added
before the circuit can be designed with the standard cells. Note, the pads used here are
only for an example of the synthesis of a complete design. Ifmodule was to be synthesized
as part of a larger module, the pads would not be needed. Figure 4-18 shows the addition
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Figure 4-18 Controller with I/O Pads
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Once the pads have been added, the circuit can be opened inMentor Graphics layout tool
called IC. In IC the standard cells can be automatically placed and routed. The final
resulting layout is shown in figure 4-19. This whole procedure could be done on the
complete design, except for the IDCT module (the IDCT module is only a behavioral
model), to create a complete decoder chip at the cell level.
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This thesis was able to produce a VHDL design of a JPEG decoder. The major
accomplishments that were achieved are:
1 . A
"C"
program that was used as a pseudo behavioral model to understand how
the JPEG decompression standard worked.
2. A VHDL structural design of a baseline JPEG decoder that can be synthesized.
This excludes the IDCT module which is only a behavioral model and is not
synthesizable.
3. A test bench, plus additional software that can provide stimulus and receive
output from the decoder during a simulation.
4. The successful simulation of the decompression of a 16x16 image using the
decoder designed in VHDL.
5. The synthesis of modules, see lessons learned for more comments on this
achievement.
5.2 Improvements
Improved IDCT: The current IDCT used in the VHDL design is very inefficient in terms
of computations and time. A complete investigation of the available methods for
implementing the discrete cosine transform should be done. Then the best method for
implementing theDCT in hardware should be selected. Since this stage is the most critical,
it consumes the greatest amount of time in the pipeline; it may even have to be custom
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designed. Note, a custom design would still involve using VHDL for simulation, but the
layout of the circuits at the silicon level would be done by hand, not by a synthesis unit.
Interface: If the decoder device were to be used in a system, changes to the input and
output modules can be changed. They should be changed to meet the need of the system
the decoder is being used in. Only the NextByte and DoUnload modules would need to be
changed for any input and/or output requirements.
Testability: One major requirement that would need to be added would be to incorporate
testability features. Currently the only method to test this device is to decode a complete
image. The few ISR (interrupt status register) errors that have been included in the design
are only indicators of corrupt data. The design should include methods to test submodules
in the design for proper operation. Running a full operational test on every device
fabricated is very time inefficient. To avoid this method of testing, some method of
designing for testability should be included.
Baseline: The decoder should be improved until it meets all baseline requirements. This
would involve incorporating the following improvements. Additional controls circuitry
would be added to allow for the restart marker to be used. Color images would need to be
decoded; this would necessitate the addition of multiscan images. Also the number of
blocks in each MCU would have to become a variable size, instead of the hardcoded one
8x8 block now used (As an example, a RGB MCU will have at least three 8x8 blocks, one
for each color).
Pipeline: Two improvements can be made to the pipelining of the decoder. One
improvement is to change the pipeline from single-buffered to doubled-buffered. A
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double buffered pipeline allows each stage of the pipeline to work on datawithout waiting
for the next stage to unload the buffer. Figure 5-1 shows the two type of buffering
methods used in a pipeline.













Figure 5-1 Two Types ofBuffering in Pipelines
In the double buffered pipeline, the load module will first fill buffer A. Then while
the dequant module is unloading buffer A the load module can fill buffer B. Once the B
buffer has been filled, and the A buffer has been emptied by the deqaunt module, the load
module can then switch back to filling the A buffer. This continues until the image has
been completely decoded. The other modules work in the same fashion.
The other improvement to the pipeline is to divided the IDCT module into two
separate modules that each implement a 1-D transform. Currently the IDCT is
implemented as two 1-D transforms in one module. With this implementation, only one
transform is being performed at any one time. By separating the transform into two
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separate modules, each 1-D transform can be operating on data simultaneously.
Combining this with a double buffered pipeline will further increase the speed of the
IDCT.
To increase the speed of the decoder, the module that is the slowest in the pipeline
must be improved. Since the IDCT module is the slowest, it must be improved first before
any other module. Using a double buffered pipelined, splitting the transform into two
modules and choosing the most efficient method for implementing the transform are
improvements that will speed up the decoder.
5.3 Lessons learned
The following paragraph contains lessons learned during the course of this thesis.
Anyone just starting a VHDL design for the first time should find this information helpful.
1 . Designing with VHDL using a top down design approach does work. The ability to mix
the abstract upper part of the design (behavioral model) with lower levels (structural
models) is very useful. To be able to write the design as an abstraction using behavioral
modeling to fully understand how the device operates is extremely useful. Then to be able
to substitute in structural parts and still have a complete working device is an even greater
advantage. Throughout the complete structural design one is able to ensure that the device
operates properly as a whole. Simulation time can also be reduced by using a large number
of behavioral models and a few structural models that need to be tested. This design
would have benefited greatly by the use of the complete top down design in VHDL.
2. The use ofmore medium size modules, such as the load_htable module, will allow the
design to be synthesized. As the design stands now, most of the modules are
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interconnected in the decoder module. This creates one large module that is too big to be
synthesized with the current system power and disk space. Also the time that would be
needed by the current system to synthesize this module would run into the days. Thus to
actually create a design that can be synthesized, many small modules, which can be
grouped into a small number ofmedium sized modules, should be used. For simulation
purposes, these medium sized modules can be interconnected in one module. This large
module would not be used for synthesis. Rather, the medium sized modules, once
synthesized, could be hand connected at the chip level. By keeping the number ofmedium
sized modules as small as possible, the interconnection should not be too tedious. What
determines the size of a small or medium module depends on the system in use and some
experience. I have found that a small module is typically the size of a small state machine.
Usually a small module will have only one or two
"tasks"
that it performs. Medium
modules are collections of small modules that interconnect to one another.
3. The use ofmedium and small blocks help in the simulation of the device. Testing small
modules is very quick, and can be done very thoroughly since there are few signals. Once
the small modules have been tested, they can be interconnected into medium sized
modules and tested. The use of test benches on these small and medium modules is very
helpful. Instead of having to check the results and force the proper inputs each time a
simulation is run, a test bench, written in VHDL can be written one time. It is a lot easier
to let a program remember all the details that need to be checked.
4. Two additional hints for coding in VHDL are to use as many variables as possible and
keep track of all the interconnects. With a large module, such as the decoder that
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connected many small modules, it was difficult to keep track of all the interconnecting
signals. The use ofmore medium sized modules will solve this problem. Variables should
be used whenever possible to speed up simulation times. Signals must be checked by the
simulator whenever any event occurs on them, thus they are very time consuming.
Variables are only used whenever they are changed. A tool that shows the activity of each
signal would be helpful. The signals that have a high transaction traffic, but few actual
events could be analyzed for possible improvements. By cutting down on the events on a
signal, the number of times it is checked in a simulation is reduced, and thus simulations
are faster.
5. The design of the scan decoder with a pipeline was very useful. By using a pipeline, the
design was broken down into smaller parts that could be tested individually. The other by
product of the pipeline was that the device was able to process compressed data faster.
Adding in the improvements to the pipeline from the previous section will increase the
speed of the pipeline even more.
6. One additional lesson learned from programming in VHDL is it should be thought of as
a programming language. Early on in the design, the espresso method was used for
designing state machines. This is an old method that is used to design state machines with
circuits. It is a very difficult and inefficient method when used in VHDL. By thinking of
VHDL as a programming language, coding state machines is very simple, there are times
when old methods have to be traded in on new ones.
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Test bench for JPEG decoder (entity)
Name jpeg_entity
Purpose : test bench for jpeg
decoder/encoder
Author : Douglas A. Carpenter
Created : 12-Mar-1994 DAC
Revised :
library and use clauses
library ieee;
use ieee. std_logic_1164 . all;
use ieee. std_logic_1164_extensions .all;
library myjpackages;
use my_packages .package_l . all;
library my_components;
use my_coraponents .decoder . all;
use my_components .memory. all;






Test bench for JPEG decoder (architecture)
-- Name jpeg_arch
Purpose test bench for jpeg
decoder/encoder : architecture
Author : Douglas A. Carpenter
Created 12-Mar-1994 DAC
Revised
read_err : in std_ulogic;
result_data_valid: out std_ulogic;
result_data : out
std_ulogic_vector (7 downto 0);
result_data_ack : in std_ulogic);
end component;
component display
port (result_data_valid . in
std_ulogic;
result_data : in






signal next byte reg std ulogic
signal cmprssed data :
std_ ulogic vector
(7 downto 0)
signal inc data ack std ulogic
signal read err std_ ulogic
signal start decode std ulogic
signal decoding ulogic
signal complete std ulogic
signal complete ack std ulogic
signal intr ulogic
signal isr data
std logic vector (7 downto 3);
signal reset std ulogic
signal clock ulogic
signal result data val id: ulogic
signal result data
std_ ulogic vector (7 downto 0)
signal result data ack std_ ulogic
begin
architecture jpeg_arch of jpeg is
constant CLOCK_CYCLE : time :=
5ns;
constant WAIT_TIME . time :=
15ns;
component memory
port (next_byte_req: in std_ulogic;
cmprssed_data : out
std_ulogic_vector (7 downto 0);
inc_data_ack : out std_ulogic;



















std_logic_vector (7 downto 0);
reset : in std_ulogic;
compressed data in
cmprssed_data . in
std_ulogic_vector (7 downto 0);
next_byte_req : out std_ulogic;



































clock <= "l ;

































wait until (decoding = '1');
wait for WAITJTIME;
start_decode <= 0';

















compressed data memory, test bench (entity)
Name memory_entity
Purpose : memory module, provides a byte at a
time when requested.
Author Douglas A. Carpenter
Created : 12-Mar-1994
Revised :
library and use clauses
library ieee;
use ieee. std_logic_1164 . all;
use ieee. std_logic_1164_extensions. all;
use std.textio. all;
library my_packages;
use my_packages .package_l . all;
entity memory is
port (next_byte_req : in std_ulogic;
cmprssed_data






















architecture memory_arch of memory is
file IN_FILE: TEXT is in
"
























wait until ( next_byte_req
= '1');
while (not ENDFILE (IN_FILE) ) loop
READLINE(IN_FILE, linel);
wait for WAIT_DELAY;
READ (linel,d_string, good) ;
if not (good) then
assert FALSE







while (j <61) loop
d_char := d_string(j);
case d_char is
=> d_byte(7 downto 4)
=> d_byte ( 7 downto 4 )
=> d_byte(7 downto 4)
=> d_byte ( 7 downto 4 )
=> d_byte ( 7 downto 4 )
=> d_byte ( 7 downto 4 )
=> d_byte ( 7 downto 4 )



















































=> d_byte(7 downto 4)
=> d_byte ( 7 downto 4 )
=> d_byte(7 downto 4)
=> d_byte(7 downto 4)
=> d_byte(7 downto 4)
=> d_byte ( 7 downto 4 )
=> d_byte ( 7 downto 4 )
=> d_byte(7 downto 4)
ers => d_byte(7 downto 4)
end case;
d_char := d_string( j+1) ;
case d_char is
=> d_byte(3 downto 0)
=> d_byte ( 3 downto 0 )
=> d_byte(3 downto 0)
=> d_byte(3 downto 0)
=> d_byte ( 3 downto 0 )
=> d_byte ( 3 downto 0 )
=> d_byte ( 3 downto 0 )
=> d_byte(3 downto 0)
=> d_byte(3 downto 0)
=> d_byte ( 3 downto 0 )
=> d_byte(3 downto 0)
=> d_byte(3 downto 0)
=> d_byte(3 downto 0)
=> d_byte(3 downto 0)
=> d_byte ( 3 downto 0 )


















































j == j + 2;




































library and use clauses
library ieee;




















































. find_soi . all;
. find_sof . all;
. fr_header . all;
.dec_frame. all;
. find_eoi . all;
.define_htable. all;
.define_qtable. all;









. huff_reg256by8 . all ;
. huff2_reg256by8 . all;
.huff_regl6byl6.all;
. huff_regl6by8 . all ;
. compute_MCUs . all;
.mem64by8. all;
.mem64byl6. all;
. load_coeff . all;
.dequant_coeff . all;
. idct_coeff . all;
.idct. all;













port ( control inputs/outputs
clock : in std_ulogic;
start_decode : in std_ulogic; start
decoding compressed data in memory
A-3
: out std_ulogic; ack start





complete_ack : in std_ulogic; decoding
complete acknowledge
intr : out std ulogic; interupt
flag
isr_data : out std_logic_vector (7 downto
0); intr stat reg
reset : in std_ulogic; reset flag
start_decode : in std_ulogic;
complete_ack : in std_ulogic;
reset : in std_ulogic;
decoding : out std_ulogic;
complete : out std_ulogic;
intr : out std_ulogic;
ack : in std_ulogic;
req_err : in std_ulogic;
work_req : out
std_ulogic_vector (2 downto 0));
end component;
compressed data in
cmprssed_data : in std_ulogic_vector (7
downto 0); input compressed data
next_byte_req : out std_ulogic;
request for next byte of compressed data
inc_data_ack : in std_ulogic;
next byte is valid for read
read_err : in std_ulogic;
error reading next byte
result_data_valid : out std_ulogic;
result_data : out
std_ulogic_vector (7 downto 0);













architecture decoder_arch of decoder is
component isr
port ( reset : in std_ulogic;
reset isr output to all zeroes
isr_data_in : in std_logic_vector (7
downto 0); incoming ISR data
isr_data : out std_logic_vector (7
downto 0); outgoing ISR data
isr_latch : in std_ulogic;
latch the incoming data
isr_latch_ack : out std_ulogic;
acknowledge the incoming data latch





























port (clock : in
reset : in
work_req : in
std_ulogic_vector (2 downto 0),
data : in
std_ulogic_vector (7 downto 0),
std_ulogic;
std_ulogic;
next ack in std ulogic;
err in std ulogic;
isr latch ack in std ulogic;
req err out std ulogic;
ack out std ulogic;
next req out std ulogic;
isr latch out std ulogic;
isr data in out std logic vector (7
downto 0 ) ) ;
end component;
component find sof
port (clock in std ulogic;
reset in std ulogic;
work req in
std_ulogic_vector (2 downto 0),
data : in
std_ulogic_vector (7 downto 0);
next ack in std ulogic;
err in std ulogic;
isr latch ack in std ulogic;
qtable ack in std ulogic;
htable ack in std ulogic;
table err in std ulogic;
req err out std ulogic;
ack out std ulogic;
next req out std ulogic;
isr latch out std ulogic;
isr data in out std logic vector (7
downto 0 ) ;
qtable req out std ulogic;
htable req out std ulogic) ;
end component;
component fr header
port (clock in std ulogic;
reset in std ulogic;
work req in
std_ulogic_vector (2 downto 0),
data : in
std_ulogic_vector (7 downto 0),
component controller
port( clock std ulogic;
next ack in
err in





isr data in out















































downto 0 ) ) ;
end component;
component define_htable



















std_ulogic_vector (15 downto 0)
huff_WADR : out
downto 0 ) ;
huff_LDl : out
val_DINl : out
downto 0 ) ;
val_RWADR : out



















downto 0 ) ;
in
downt o 0);
. in std ulogic;
in std ulogic;








































































































downto 0 ) ;
qtable_raddr in











std ulogic vector (5
component deguantize

















std_ulogic_vector (5 downto 0);
LoadToDeqRADRl : out
std_ulogic_vector (5 downto 0);
LoadToDeqDOUTl : in
std_ulogic_vector (7 downto 0);
DeqToIDCT_DINl . out
std_ulogic_vector (15 downto 0);
DeqToIDCT_WADRl out







port (reset : in std_ulogic;
clock : in std_ulogic;
A-5
in_data :
downto 0 ) ;
in_latch :
out_data :






downto 0 ) ;
in_latch
out_data :




































































































































in std_ulogic_vector (7 downto
in std_ulogic_vector (7 downto
out std_ulogic_vector (15 downto
in std_ulogic;
in std ulogic) ;
component huff_reg256by8







in std_ulogic_vector (7 downto
in std_ulogic_vector (7 downto













in std_ulogic_vector (7 downto
in std_ulogic_vector (7 downto
in std_ulogic_vector (7 downto






port(DINl : in std_ulogic_vector (15 downto
RADR1 : in std_ulogic_vector (3 downto
WADR1 : in std_ulogic_vector (3 downto
D0UT1 : out std_ulogic_vector (15 downto
LD1 in std_ulogic;
WEI : in std_ulogic;
reset : in std_ulogic;
acdc : in std_ulogic;

















in std_ulogic_vector (7 downto
in std_ulogic_vector (3 downto
in std_ulogic_vector (3 downto
















std_ulogic_vector (15 downto 0);
y_data : in
std_ulogic_vector (15 downto 0);
numMCUs_in : out
std_ulogic_vector (31 downto 0);








: in std_ulogic_vector (7
RADR1 : in std_ulogic_vector ( 5
WADR1 : in std_ulogic_vector (5
DOUT1 : out std_ulogic_vector (7
LD1 : in std_ulogic;




: in std_ulogic_vector (15
: in std_ulogic_vector (5
: in std_ulogic_vector (5
: out std_ulogic_vector (15
: in std_ulogic;
: in std_ulogic;








































load coeff complete in
std ulogic;




a empty left : out
std ulogic;
a full right : out
std ulogic;
a empty right : in
std ulogic;
do dequant : out
std ulogic;
do dequant unload ack : in
std ulogic;




port (clock in std ulogic
reset in ulogic
startscan in ulogic
deguant coeff complete in std ulogic
idct coeff complete out ulogic
a_full_left in ulogic
d empty left out std ulogic
a full right out ulogic
a empty right in std ulogic
do_IDCT out ulogic
do IDCT unload ack in ulogic










std_ulogic_vector (5 downto 0)
DeqToIDCT_DOUTl
std_ulogic_vector (15 downto 0);
IDCT_ToUnload_DINl
std_ulogic_vector (7 downto 0)
IDCT_ToUnload_WADRl















































component do load coeff
port (clock : in
reset : in
do load : in


















































































































std ulogic vector (7 downto 0);
nextbit req out std ulogic;
nextbit_ack : in std ulogic;
nextbit data : in std ulogic;
nextbit err in std ulogic;
huff_RADR out
std ulogic vector (3 downto 0);
val RADR out
std ulogic vector (7 downto 0);
huffval_DOUT : in
std ulogic vector (7 downto 0);
huffvalptr_DOUT : in
std ulogic vector (7 downto 0);
huffmin_DOUT : in
std ulogic vector (15 downto 0);
huffmax_DOUT : in
std ulogic vector (15 downto 0));
end component;
component receive
port (clock : in std ulogic;
reset : in std ulogic;
receive : in std ulogic;
receive ack out std ulogic;
SSSS : in std ulogic vector (7
downto 0 ) ;
Vout out std ulogic vector (7
downto 0 ) ;
nextbit req out std ulogic;
nextbit ack in std ulogic;
nextbit data . in std ulogic;
nextbit err in std ulogic) ;
end component;
component extend
port (clock in std ulogic;
reset in std ulogic;
extend in std ulogic;
extend ack out std ulogic;
V in std ulogic vector (7
downto 0 ) ;
T in std ulogic vector (7
downto 0 ) ;
RetV out std ulogic vector(7
downto 0) ) ;
end component;
component nextbit
port (clock in std ulogic;
reset : in std ulogic;
nextbit req : in std ulogic;
nextbit ack : out std ulogic;
nextbit data out std ulogic;
nextbit err : out std ulogic;
data : in std ulogic vector (7
downto 0 ) ;
next req : out std ulogic;
next ack : in std ulogic;
err : in std ulogic) ;
end component;
component huff acdcisel
port(IN0 : in std_ulogic vector (7 downto
0);
INI : in std_ulogic vector (7 downto
0);
SEL : in std_ulogic vector (0 downto
0);








































std_ulogic_vector (5 downto 0);
IDCT_ToUnload_DOUTl :
std_ulogic_vector (7 downto 0);
result_data_valid
result_data :





std_ulogic_vector (2 downto 0);
signal isr_data_in
















































std ulogic vector (5 downto 0);
signal qdata in
















std ulogic vector (15 downto 0);
signal x data
std ulogic vector (15 downto 0);
signal y data
std ulogic vector (15 downto 0);




signal find sos ack
std ulogic;
signal decode scan ack
std ulogic;
signal find sos err
std ulogic;
signal decode scan err
std ulogic;
signal huffJDIN
std ulogic vector (15 downto 0);
signal huffDCmin_DOUT
std ulogic vector (15 downto 0);
signal huf fDCmax_DOUT
std ulogic vector (15 downto 0);
signal huffDCvalptr DOUT
std ulogic vector (7 downto 0);
signal huffACmin_DOUT
std ulogic vector (15 downto 0);
signal huffACmax_DOUT
std ulogic vector (15 downto 0);
signal huffACvalptr_DOUT
std ulogic vector (7 downto 0);
signal huffmin DOUT
std ulogic vector (15 downto 0);
signal huffmax_DOUT
std ulogic vector (15 downto 0);
signal huf fvalptr_DOUT
std ulogic vector (7 downto 0);
signal huffval_DOUT
std ulogic vector (7 downto 0);
signal huff outSEL
std ulogic vector (0 downto 0);
signal huff_WADR
std_ulogic_vector (3 downto 0);
signal huff_RADR





















std_ulogic_vector (7 downto 0);
signal val_WADR
std_ulogic_vector (7 downto 0);
signal val_RADR
std_ulogic_vector (7 downto 0);
signal valDCval_DOUT
std_ulogic_vector (7 downto 0);
signal valACval_DOUT








std_ulogic_vector (31 downto 0);
signal numMCUs_out


























































std_ulogic_vector (7 downto 0);
signal RecVal
std_ulogic_vector (7 downto 0);
signal RetV
















std_ulogic_vector (7 downto 0);
signal LoadToDeqDIN2
std_ulogic_vector (7 downto 0);
signal LoadToDeqDIN
std_ulogic_vector (7 downto 0);
signal LoadToDegRADRl
std_ulogic_vector (5 downto 0);
signal LoadToDeqWADR
std_ulogic_vector (5 downto 0);
signal LoadToDeqWADRl
std_ulogic_vector (5 downto 0);
signal LoadToDeqWADR2
std_ulogic_vector (5 downto 0);
signal LoadToDeqDOUTl






std_ulogic_vector (15 downto 0);
signal DeqToIDCT_RADRl
std_ulogic_vector (5 downto 0);
A-10
signal DeqToIDCT_WADRl
std_ulogic_vector (5 downto 0);
signal DeqToIDCT_DOUTl







std_ulogic_vector (7 downto 0)
signal IDCT_ToUnload_RADRl
std_ulogic_vector (5 downto 0),
signal IDCT_ToUnload_WADRl
std_ulogic_vector (5 downto 0)
signal IDCT_ToUnload_DOUTl














std_ulogic_vector (7 downto 0)
signal RecV
std_ulogic_vector (7 downto 0)
signal Eval























sel min <= 0
sel max <= 1
sel dc <= 0





















































































































































































































































































































































































































































































































































































































































































result data ack) ;
end decoder arch;
COMPONENT; display
DESCRIPTION : displaymodule, for test bench (entity)
Name display_entity
Purpose : display module, used to simulate
output connection.
A-15
Receives uncompressed image data as
input.
Author . Douglas A. Carpenter
Created : 12-Mar-1994
Revised :
library and use clauses
library ieee;
use ieee. std_logic_1164 . all;





port (result_data_valid : in std_ulogic;
result_data : in
std_ulogic_vector (7 downto 0);
result_data_ack . out std_ulogic;







Purpose : display module
Author Douglas A. Carpenter
Created : 12-Mar-1994 DAC
Revised :
architecture display_arch of display is
file OUT_FILE: TEXT is out
"





















if (d_byte(2) = '1') then
d_int := d_int + 4;
end if;
if (d_byte(3) = '1') then
d_int := d_int + 8;
end if;
if (d_byte(4) = '1') then
d_int := d_int + 16;
end if;
if (d_byte(5) = '1') then
d_int := d_int + 32;
end if;
if (d_byte(6) = '1') then
d_int := d_int + 64;
end if;
if (d_byte(7) = '1') then
d_int := d_int + 128;
end if;
write (linel, d_int ) ;
write (linel, d_string) ;
j := j + 1;








































if (complete = '1') then
if (j
/= 0) then




d byte := result_data;
d_int := 0;
if (d_byte(0) = '1') then
d_int := d_int + 1;
end if;
if (d_byte(l) = '1') then
d_int := d_int + 2;
end if;
--
library and use clauses
library ieee;
use ieee. std_logic_1164 .all;




port( reset : in std_ulogic;
reset isr output to all zeroes
isr_data_in : in std_logic_vector (7
downto 0); incoming ISR data
isr_data : out std_logic_vector (7
downto 0); outgoing ISR data
isr_latch : in std_ulogic;
latch the incoming data
isr_latch_ack : out std_ulogic;
acknowledge the incoming data latch
















architecture isr_arch of isr is
signal DO : std_ulogic;
signal idata : std_logic_vector (7
downto 0 ) ;
begin
ISR_Process : process (reset, clock)
begin
if (reset = ' 0' ) then






event) and (clock = '1') and
( clock 'last_value = '0')) then
DO <= isr_latch;























library and use clauses
library ieee;
use ieee. std_logic_1164 . all;
use ieee. std logic_1164_extensions. all;
library my_packages;




clock : in std_ulogic;
reset : in std_ulogic;
inc_data_ack : in std_ulogic;
cmprssed_data : in
std_ulogic_vector (7 downto 0);




















































extbyte_arch of nextbyte is





































aO <= ( (
(read_err = '1
al <= ( (
( inc_data_ack























) and ( D ( 0 )
') );
D ( 2 ) =
' 0 ' ) and ( D ( 0 )
= '1') );
D(l) = '0') and (D(0) =
'1'
= '0') and (read_err = '0')
D(2) = '1') and (next_req =









D ( 1 ) =
'





D ( 2 ) =
' 0
'













or (a3 = '1' ) ) ;
1') or (a3
or (a2 =
D(2) <= ((aO =
D(l) <= ( (aO =
'1'
) or (al =
1') or (a4 = '1') or (a6 = '1'));
D(0) <= ( (aO =
'1'
) or (al =
1') or (a3 =
'
1') or (a5 = '1'));





































library and use clauses
library ieee;
use ieee. std_logic_1164 .all;
use ieee . std_logic_1164_extensions . all ;
library my_packages;




clock in std ulogic
start decode in std ulogic
complete ack in std ulogic
reset in std ulogic
external outputs
decoding out std ulogic
complete out std ulogic
intr out std ulogic
internal inputs
ack in std ulogic
req err in std ulogic
internal outputs
work_req : out












































signal al4 std ulogic
signal al5 std ulogic
signal al6 std ulogic
signal al7 std ulogic
signal al8 std ulogic
signal al9 std ulogic
signal a20 std ulogic
signal a21 std ulogic
signal a22 std ulogic
signal a23 std ulogic
signal a24 std ulogic
signal a25 std ulogic
signal a26 std ulogic
signal a27 std ulogic
signal a28 std ulogic
signal a29 std ulogic
signal a30 std ulogic
begin


























































event ) and (clock = '1') and
( clock 'last_value = '0')) then
al <= ((D(3)='0') and (D(2)='0'l and (D(l) =
= '0') and (start_decode = '1') and (ack = '0'));
a2 <= ((D(3)='0') and (D(2)='0'l and (D(l) =
and (D(0) = '1') and (req_err = '0') and (ack = '0
a3 <= ( ( D ( 3 ) =
'




) and ( D ( 1 ) =
and (D(0) = '1') and (complete_ack = '0'));
a4 <= ((D(3)='0') and (D(2)=,0") and (D(l) =
and ( D ( 0 ) =
'
0 ) and ( req_err =
' 1 ' ) ) ;
a5 <= ((D(3)='0'J and (D(2)='0*) and (D(l) =









a6 <= ((D(3)='l') and (D(2)='l') and (D(l) =









a7 <= |(D(3)='l') and (D(2)='l') and (D(l) =
and (req_err = '0') and (ack = '0'));
a8 <= ((D(3)='l') and (D(2)='0') and (D(l) =
and (complete_ack = '1'));
a9 <= ((D(3)='0') and (D(2)='l') and (D(l) =



















and D(0) = 0
al5 <= (
and D(0) = 1
al6 <= (
and D(0) = 1
al7 <= (
and D(0) = 0
al8 <= (
and D(0) = 1
al9 <= (
and D(0) = 0
a20 <= (
and D(0) = rl
a21 <= (
and D(0) = '0
a22 <= (
and req err =
a23 <= I
and D(0) = 0
a24 <= (





and D(0) = 1
a27 <= (
and D(0) = 1
a28 <= (
and D(0) = 1
a29 <= (





or (;i9='l ) or





D ( 3 ) =
'
0 ) and ( D ( 2 ) =
'
1 )
) and (req_err = '0') and (ack = '0'));




















D(3)='0') and (D(2)='l') and (D(l) =
'1'
) and (ack = '1' ) ) ;
D(3)='0') and (D(2)='l') and (D(l) =
'1'
) and (ack = '0' ) ) ;




) and (req_err = '0') and (ack = '0'));
(D(2)='l') and (D(l) =
'1'
) and (req_err = '0') and (ack = '1'));
D(3)='l') and (D(2)='l') and (D(l) =
'1'
) and (ack =
' 1'
) ) ;
D(3) = 'l') and (D(2)='l'l and (D(l) =
'1'
) and (ack =
' 0'
) ) ;
D(3)='0') and (D(2)='l') and (D(l) =
'0'
a4='l') or (a5='l') or (a6=
Ial2='l') or (al9=
a25 = or (a27
1 1'
) or
a3= 1') or (all='l') or (al4=
al7='l') or (a21='l') or (a22='l') or (a23=
a24='l') or (a25='l') or (a26
a27='l') or (a28='l') or (a29='l') or (a30=
D(l) <= ((a7='l') or (al0='l') or (al3=
al5='l') or (al6='l') or (al7='l') or (al8=
a23 =
'1'
) or (a26 =
'1'
) or
(a28 = '1' ) or (a29 =
'1'
) ) ;
D(0) <= ((al='l') or (a2='l'l or (a8='l
(al4='l') or (al5='l') or (al8='l') or (a20=
'0'
'0'
D ( 3 ) =
'




) and (ack = '0' ) ) ;
D(3)='l') and (D(2)='l') and
) and (ack = '1' ) ) ;
D(3)='0') and (D(2)='l') and
) and (req_err = '1' ) ) ;
D ( 3 ) =
'
0 ' ) and ( D ( 2 ) = 0
'
) and
'0') and (ack = 'O'll;
D(3)='l') and (D(2)='l') and
) and (ack = ' 0' ) ) ;
D ( 3 ) =
'
0 ' ) and ( D ( 2 ) = 0
'
)
) and (req_err = '0') and (ack = '1'));
D ( 3 ) =
'





) and ( ack = 'O'll;
D(3)='0') and
) and (req_err = '0') and (ack
D(3)='0') and (D(2)='0'l and
) and (ack = '1' ) ) ;























<= '1' when ((al = '1') or (a2 =
1') or (all = '1') or (al3




) or (al7 =
'1'
) or




) or (a24 =
'1'
) or
(a25 = '1') or (a26 = '1') or (a27 = '1') or
(a28 =
'1'









when ((a3='l'l or (a4='l') or







when ((a4 = '1') or (a5 = '1')















SOI module, finds the start of
Douglas A. Carpenter
30-Mar-1994
library and use clauses
library ieee;
use ieee. std_logic_1164 . all;
use ieee. std_logic_1164_extensions . all;
library my_packages;



























(a22= '1') or (a26







<= '1' when ((a7 =




when ((a7='l') or (al3='l') or





when ((al = '1') or (a2 =








std_ulogic_vector (2 downto 0);
data :






















































































































soi pro :ess : pr
begin
























































soi_arch of find_soi is



























































[clock'last_value = '0')) then
aO <= ((D(3)='0'l and (D(2)='l') and







al <= ((D(3)='0') and (D(2)='0') and







a2 <= ((D(3)='0'l and (D(2)='0'l and
(D(1)='0') and (D(0)='l') and (data (7




a3 <= ((D(3) = '0'l and (D(2) = '0') and
(D(1)='0') and (work_reg (2 )= '0'J
and
(work_req(l) = '0') and
(work_req(0)=*l'
) and (err = '1'));
a4 <= ((D(3)='0'l and (D(2)='0') and
(D(1)='0') and (work_req = "001")
and
(next_ack = '0') and (err = '0'));
a5 <= ((D(3)='0') and (D(2)='0'l and





a6 <= ((D(3)='0') and (D(2)='0'J and





a7 <= ((D(3) = '0M and (D(2) = '0'J and
(D(l)='l') and (D(0) = '1') and (data (4) =
and
(next_ack = '0' ) ) ;
a8 <= ((D(3)='0') and (D(2)='0') and
(D(l)='l') and (D(0) = '1') and (data(3) =
and
(next_ack = '0'));
a9 <= ((D(3)='0') and (D(2)='0'l and









(next_ack = '0') and (err = '0'));
alO <=(
(D(3)='0!
) and (D(2)='0') and







) and (D(2)='0') and
( D ( 1 ) =
'





(next_ack = '0') and (err = '0'));
al2 <=(
(D(3)='0'
) and (D(2)='0') and (D(l)








) and (D(2)='0') and (D(l)
'1') and (D(0) = '1') and (data(0) = '0') and
(next_ack = ' 0' ) ) ;
al4 <=(
(D(3)='0'
) and (D(2)='l') and (D(l)
'1') and (D(0) = '0') and (data(7) = '1') and
(data (6) = '1') and (data (5) = '0')
and (data(4) = '1') and (data (3) = '1') and
(data (2) = '0') and (data(0) = '0')
and (next_ack = '0'));
al5 <=(
(D(3)='0'




) and ( D ( 0 ) = 0
'
) and
(next_ack = '1' ) ) ;









(next_ack = '1' ) ) ;
al7 <=(
(D(3)='0'
) and (D(2)='0') and













(next_ack = '1') and (err = '0'));
al8 <=(
(D(3)='l'
) and (D(2)='0'l and (D(l) =
0') and (D(0) = '1') and
(isr_latch_ack = '0'));
al9 <=( (D(3)='l' ) and (D(2)='0'l and
(D(0) = '1') and
(isr_latch_ack = '0'));
a20 <=( (D(3)='0' ) and (D(2)='l') and (D(l) =
'1'
) and (D(0) = '0' ) and
(data(0) = '1') and (next ack =
'0'));
a21 <=( (D(3)='0' ) and (D(2)='l') and (D(l) =
'1') and (D(0) = '0') and (data (3) = '0') and
(next_ack = '0' ) ) ;
a22 <=( (D(3)='0'l and (D(2)='l') and (D(l) =
'1') and (D(0) = '0') and (data (4) = '0') and
(next_ack = '0' ) ) ;
a23 <=(
(D(3)='0'
) and (D(2)='l') and (D(l) =
'1') and (D(0) = '0') and (data(5) = '1') and
(next_ack = ' 0' ) ) ;
a24 <=(
(D(3)='0'
) and (D(2)='l') and (D(l) =
'1') and (D(0) = '0') and (data (6) = '0') and
(next_ack = '0' ) );
a25 <=(
(D(3)='0'
) and (D(2)='l') and (D(l) =
'1') and (D(0) = '0') and (data (7) = '0') and
(next_ack = ' 0' ) ) ;
a26 <=((D(3)='0') and (D(l) =





(next_ack = '1') and (err = '0'));
a27 <=(
(D(3)='0'
) and (D(2)='0') and
[D(1)='0') and (D(0)='l') and (err = '1'));
a28 <=(
(D(3)='l'
) and (D(2)='l') and




) and (D(2)='1'J and




) and (D(2)='l'( and




) and (D(2)='l') and




) and (D(2)='l'l and




) and (D(2)='l') and




) and (D(2)='0') and




) and (D(2)='0r) and
(D(l)='l'l and (D(0)='0'| and (err = '1'));
D(3) <= ((a3 = '1') or (al4
= '1') or (al8 =
'1') or (al9 = '1') or (a27 = '1') or
(a28 = '1') or (a29 = '1') or (a30 =





) or (a35 =
'1'
) );
D(2) <= ((al4 = '1') or (al5
= '1') or (a26
= '1') or (a28 = '1') or (a29 = '1') or
(a30 = '1') or ( a31 = '1') or (a32
=
'1'




D(l) <= ((al = '1') or (a9
= '1') or (al4 =
'1') or (al5 = '1') or (al6 = '1') or
(al7 = '1') or (al9 = '1') or (a26
=
'1') or (a28 = '1') or (a29 = '1') or
(a30 = '1') or (a31 = '1') or (a32
=
'1') or (a33 = '1') or (a34 = '1'));
D(0) <= ((aO = '1') or (a2 = '1') or (a3 =
or (a4 = '1') or (a5 = '1') or
(a6 = '1') or (a7= '1') or (a8 =
or (alO = '1') or (al2 = '1') or
(al3 = '1') or (al6 = '1') or (al7 =
'1'
) or
(al8 = '1') or (al9 = '1') or (a20
=
'1') or (a21 = '1') or (a22
= '1') or (a23 = '1')
or
(a24 = '1') or (a25 = '1') or (a27 =
'1') or (a31










when ( (a31 = '1') or (a32 = '1')




when ( (al4 = '1') or (a28 = '1') or
(a29 = '1') or (a30 = '1')) else
'0';
next_req
<= '1' when ((aO = '1') or (al = '1')
or (a2 = '1') or (a4 = '1') or (a5 = '1') or
(a6 =
'1'
) or (a7 =
'1'
) or (a8 =
'1') or (a9 = '1') or (alO = '1') or
(all =
'1'
) or (al2 =
'1'
) or
(al3 = '1') or (a20 = '1') or (a21 = '1') or
(a22 =
'1'










isr_latch <= '1' when ((a3 = '1') or (al8 = '1')




when ((a3 = '1') or
[al8 = '1') or (a27 = '1') or (a35 = 'I'D else
"00000000";




Find the SOF markermodule (entity)
Name sof_entity
SOF module. Finds the start ofPurpose
Frame marker.
If other markers found before SOF,








library and use clauses
library ieee;
use ieee. std_logic_1164 . all;
use ieee . std_logic_1164_extensions . all ;
library my_packages;







std_ulogic_vector (2 downto 0);
data :






















































architecture f ind_sof_arch of find_sof is
signal D : std_ulogic_vector (3 downto 0);
signal a : std_ulogic_vector (60 downto 0);
begin














<= ((D(3) = '0') and (D(2)
= '0') and
(D(l) = '1') and (D(0)















(D(l) = '1') and (D(0)





















<= ((D(3) = '1') and (D(2)
= '0') and
(D(l) = '1') and (D(0)













(D(l) = '0') and (D(0)





' 1 ' ) ) ;
( D ( 3 )
=
' 0 ' ) and ( D ( 2 )
=


























and (err = 'I'D;
a(7)
<= ((D(3) = 'ID and (D(2)
= 'ID and
(D(l) = '0') and (D(0)






<= ((D(3) = '0')
and
(D(l) = '1') and (D(0)









) and ( D ( 2 )
=
' 0 ' ) and
(D(l) = 'ID and (D(0)






<= ((D(3) = 'ID and (D(2)
= '1')




a (11) <= ((D(3)
= 'ID and (D(2)
= '0') and
(D(l) = '1') and (D(0)







<= ((D(3) = 'ID and (D(2)
= '0') and
(D(l) = 'ID and (D(0)






<= ((D(3) = 'ID and (D(2)
= '0') and
(D(l) = 'ID and (D(0)






a (14) <= ((D(3)
= 'ID and (D(2)
= '0') and
(D(l) = 'ID and (D(0)









<= ((D(3) = '1') and (D(2)
= '0') and
(D(l) = '1') and (D(0)







<= ((D(3) = 'ID and (D(2)
= '0') and
(D(l) = 'ID and (D(0)







<= ((D(3) = 'ID and (D(2)
= '0') and
(D(l) = 'ID and (D(0)





a (18) <= ((D(3)
= 'ID and (D(2)
= '0') and
(D(l) = '1') and (D(0)
= '0') and (data (4)
= 'ID
and (next_ack = '1'));
a(19)
<= ((D(3) = '0') and ( D ( 2 )
= 'ID and
(D(l) = '1') and (D(0)




<= ((D(3) = 'ID and (D(2)
= '0') and





<= ((D(3) = 'ID and (D(2)
= '0') and




) and ( D ( 0 )
=




<= ((D(3) = '0') and (D(2)
= '0') and
(D(l) = '1') and (D(0)






<= ((D(3) = '0') and (D(2)
= '0') and
(D(l) = 'ID and (D(0)
= '1') and (data(l)
= '0')
and (next_ack = 'O'D;
a (24) <= ((D(3)
= '0') and (D(2)
= '0') and
(D(l) = 'ID and (D(0)





a (25) <= ((D(3)
= '0') and (D(2)
= '0') and
(D(l) = '1') and (D(0)






<= ((D(3) = '0') and (D(2)
= '0') and
(D(l) = 'ID and (D(0)





a (27) <= ((D(3)
= '0') and (D(2)
= '0') and
(D(l) = '1') and (D(0)






<= ((D(3) = '0') and (D(2)
= '0') and
(D[l) = 'ID and (D(0)






<= ((D(3) = '0') and (D(2)
= '0') and
(D(l) = 'ID and (D(0)





a (30) <= ((D(3)
= '0') and (D(2) = '1') and




<= ((D(3) = '0') and (D(2)
= '0')
and (D(0) = '1') and (next_ack
= '1')
and (err = 'O'D;
a(32)
<= ((D(3) = '1') and (D(2) = '1') and
(D(l) = '1') and (D(0)
= '0') and (htable_ack -
'O'D;
a(33)



































































and (data (5) = '1') and (next_ack
<= ( ( D ( 3 ) = ' 0 ' ) and ( D ( 2 ) =
' 1 ' ) and
)
and (data (6) = '0') and (next_ack
<= ( ( D ( 3 ) = ' 0 ' ) and ( D ( 2 ) =
' 1 ' ) and
I
and (data (7)
' 0 ' ) and (next ack
<= ( ( D ( 3 ) = 1
'





and (D(0) = '1') and (qtable_ack =
(D(3) = '0') and (D(2) and
and (data(O) = '1') and (next_ack
<= ((D(3) = '0') and (D(2) = '1') and
and (data(l) = '1') and (next_ack
<= ((D(3) = '0') and (D(2) = '1') and
and (data(2) = '0') and (next_ack
<= ( ( D ( 3 ) =
'




and (data (3) = '1') and (next_ack
<= ((D(3) = '0') and (D(2) = '1') and
and (data (4 ) '1') and (next ack
<= ((D(3) = '1') and (D(2) = '0') and
) and (D(0) = '0') and (next_ack =









'1') and (table_err = '0')
and (qtable_ack = '0'));
<= ( ( D ( 3 ) =





) and (D(0) = '0') and (htable ack =
<= ( ( D ( 3 ) =
) and ( D ( 0 )
'0'





I and (table err =





















) and ( D ( 2 ) = 1
'
) and
) and (D(0) = '0'));
<= ( ( D ( 3 ) =
' 0
'
) and ( D ( 2 ) =
' 0 ' ) and
) and (D(0) = '1') and (next_ack =









'1') and (table_err = '0')
and (qtable_ack = '1'));




) and ( D ( 2 ) = 0
'
) and
) and (D(0) = '0') and (err
= '1'));
<= ( ( D ( 3 ) =
' 1
'
) and ( D ( 2 ) = 0
'
) and
) and (D(0) = '1') and (work_req(0) =









I and (D(0) = '1') and (work_req(2) =
<= ( ( D ( 3 ) =
' 1 ' ) and ( D ( 2 ) =
' 0 ' ) and
) and (D(O) = '1') and (work req(l)
=










= '1') and (qtable_ack =






and (D(0) = '1') and (work_req(0)
=
a (56) <= ( (D(2)
= '1') and










































and (D(0) = '1') and (work_req(l) =
<= ( ( D ( 3 )
and (D(0)





) and (err =
'1') and (D(l) =
<= ( (D(3) =
'0'
) and (D(2) =














13) = '1') or
a(16
18) = '1') or
a(22
24) = '1') or
a(27
29) = '1') or
a(36
45) = '1') or
a(49
51) = '1') or
a(54































) or (a(3) = '1
'ID or (a(7) = '1
or
or (a(34) = '1
'1') or














































or (a(45) = '1
'1') or (a(51)
or
or (a(54) = '1
1') or (a(57)
or (a(59) = '1
') or (a(7) = '1


























































































































when ((a (50) = '1') or (a (55) =
'1') or (a(56) = '1') or (a(57) = '1')) else '0';
ack <=
'1'
when ((a(3) = '1') or (a(51) = '1')




when ((a(0) = '1') or (a(5) =




(a(13) = 'l') or (a(14) =
'1'
) or
(a(15) = '1') or (a(16) = '1') or (a(17) = '1') or
(a(18) = '1') or
(a(22) = '1') or (a(23) = '1') or
(a(24) = '1') or (a(25) = '1') or (a(26) = '1') or
(a(27) = '1') or (a(28) = '1') or
(a(29) = '1') or (a(32) = '1') or (a(36) = '1') or








isr_latch <= '1' when ((a (6) = '1') or (a (21) =
'ID or (a(45) = '1') or (a(50) = '1') or (a(58) =
1'
)
or (a(60) = '1'))
else '0';
isr_data_in <= "00000010" when ((a(6) = '1') or
(a(21) = '1') or (a(45) = '1') or (a(50) = '1') or









when ((a(2) = '1') or (a(7) =
'1')) else '0';
end find sof arch;
COMPONENT: frjiea<fcr
DESCRIPTION: Decodestheframeheaderdatafromthe







decode frame header module.
Douglas A. Carpenter
14-APR-1994
library and use clauses
library ieee;
use ieee. std_logic_1164 .all;
use ieee.std_logic_1164_extensions. all;
library my_packages;




clock : in std ulogic
reset in std ulogic
work req : in
std_ ulogic vector (2 downto 0);
data : in
std_ ulogic vector (7 downto 0);
next ack in std ulogic
err in std ulogic
isr latch ack in std ulogic
outputs
req err out std ulogic
ack out std ulogic
next req out std ulogic
isr latch out std ulogic
isr data in out
std_ logic vector (7 downto 0)
x_latch out std ulogic
y latch out std ulogic
xy data out
std_ (15 downto ())
Purpose : frame header module
Author Douglas A. Carpenter
Created : 04-APR-1994
Revised :
architecture fr header arch of fr header is
signal D : std ulogic vector (5 downto 0
signal aO : std ulogic;
signal al : std ulogic;
signal a2 std ulogic;
signal a3 : std ulogic;
signal a4 : std ulogic;
signal a5 : std ulogic;
signal a6 std ulogic;
signal a7 : std ulogic;
signal a8 std ulogic;
signal a9 : std ulogic;
signal alO std ulogic;
signal all : std ulogic;
signal al2 : std ulogic;
signal al3 : std ulogic;
signal al4 : std ulogic;
signal al5 : std ulogic;
signal al6 std ulogic;
signal al7 std ulogic;
signal al8 std ulogic;
signal al9 std ulogic;
signal a20 std ulogic;
signal a21 std ulogic;
signal a22 std ulogic;
signal a23 std ulogic;
signal a24 std ulogic;
signal a25 std ulogic;
signal a26 std ulogic;
signal a27 std ulogic;
signal a28 std ulogic;
signal a29 std ulogic;
signal a30 std ulogic;
signal a31 std ulogic;
signal a32 std ulogic;
signal a33 std ulogic;
signal a34 std ulogic;
signal a35 std ulogic;
signal a36 std ulogic;
signal a37 std ulogic;
signal a38 . std ulogic;
signal a39 std ulogic;
signal a40 : std ulogic;
signal a41 : std ulogic;
signal a42 : std ulogic;
signal a43 : std ulogic;
signal a44 . std ulogic;
signal a45 : std ulogic;
signal a46 : std ulogic;
signal a47 : std ulogic;
signal a48 : std ulogic;
signal a49 : std ulogic;
signal a50 : std ulogic;
signal a51 : std ulogic;
signal a52 : std ulogic;
signal a53 : std ulogic;
signal a54 std ulogic;
signal a55 : std ulogic;
signal a56 : std ulogic;
signal a57 : std ulogic;
signal a58 : std ulogic;
A-24
signal a59 : std ulogic;
signal a60 : std ulogic;
signal a61 : std ulogic;
signal a62 : std_ulogic;
signal a63 : std ulogic;
signal a64 : std ulogic;
signal a65 : std ulogic;
signal a66 : std ulogic;
signal a67 : std ulogic;
signal a68 : std_ulogic;
signal a69 std_ulogic;
signal a70 . std ulogic;
signal a71 : std_ulogic;
signal a72 : std_ulogic;
signal a73 : std_ulogic;
signal a7 4 : std_ulogic;
signal a75 : std ulogic;
signal a76 : std ulogic;
signal a77 . std ulogic;
signal a78 : std ulogic;
signal a79 : std ulogic;
signal a80 : std ulogic;
signal a81 . std_ulogic;
signal a82 : std ulogic;
signal a83 : std ulogic;
signal a84 : std ulogic;
signal a85 : std ulogic;
signal a86 : std ulogic;
signal a87 : std ulogic;
signal a88 . std ulogic;
signal a89 std ulogic;
signal a90 : std_ulogic;
signal a91 : std ulogic;
signal a92 std ulogic;
signal a93 . std ulogic;
signal a94 : std ulogic;
signal a95 : std ulogic;
signal a96 . std ulogic;
signal a97 : std ulogic;
signal a98 : std ulogic;
signal a99 : std ulogic;
signal alOO std ulogic
signal alOl std ulogic
signal al02 std ulogic
signal al03 std ulogic
signal al04 std ulogic
signal al05 std ulogic
signal al06 std ulogic
signal al07 std ulogic
signal al08 std ulogic
signal al09 std ulogic
signal alio std ulogic
signal alll std ulogic
signal all2 std ulogic
signal all3 std ulogic
signal all4 std ulogic
signal all5 std ulogic
signal all6 std ulogic
signal all7 std ulogic
signal all8 std ulogic
signal all9 . std ulogic
signal i xy da ta : std u
downto 0 ) ;
begin















































































































a4 5 <= 0'
a4 6 <= 0'
a4 7 <= 0'
a4 8 <= 0'









































a7 0 <= 0'
a71 <=
0'







a7 6 <= ' 0'
a77 <=
' 0'
a7 8 <= ' 0'























a 95 <= 0' ;
a 96 <= 0';
a97 <= 0';
































































clock 'event) and (clock = '1') and
value = '0')) then
((D(5) = '0') and (D(4) = '0') and
and (D(2) = '1') and (D(l) = '0') and
(D(0) =
'1'




and (D(2) = '0') and (D(l) = '1') and
(D(0) =
'0'
) and (data =
((D(5) = '1') and (D(4) = '0') and







) and (data =




) and ( D ( 1 )


















) and (data =
; ( D ( 5 ) =
' 1
'
) and ( D ( 4 ) =
' 1 ' ) and
and ( D ( 1 ) = 'ID and
(D(0) =
'1'
) and (data =
;(D(5) = '1') and (D(4)



















































= '0') and (D(2) = '0') and (D(l) = '0') and










) and ( D ( 2 ) = 0
'





(work_req = "011") and (err
= '1'));
a9 <= ((D(5) = '0') and (D(4) = '0') and
= '1') and (D(2) = '1') and (D(l) = '0') and


















all <= ((D(5) = '0') and (D(4) = '1') and
= '1') and (D(2) = '1') and (D(l) = '1') and
(D(0) = '1') and (next_ack = '0'));





) and ( D ( 1 ) =
' 0 ' ) and
(D(0) = '1') and (next_ack = '0')
err = 'O'D;

















al4 <= ((D(5) = '1') and (D(4) =
'1'
= '0') and (D(l) = '1') and




al5 <= ((D(5) = '0') and (D(4) = '0') and
= ' 1
'
) and ( D ( 2 ) =
' 1 ' ) and




al6 <= ((D(5) = '0') and (D(4) = '0') and
= '1') and (D(2) = '1') and (D(l) = '1') and
(D(0) = '0') and (next_ack = '0'));










(D(0) = '1') and (next_ack = '1'));
al8 <= ( (D(4) = '0'| and
= '1') and (D(2) = '0') and (D(l) = '0') and
(D(0) = '0') and (next_ack = '0'));
al9 <= ( (D(5) =
'0'
) and
= '1') and (D(2) = '0') and (D(l) = '1') and
( err = 'O'D;
a20 <= ( (D(4) =
'1'
) and
= '0') and (D(l) = '1') and




a21 <= ((D(5) = '0') and (D(4) = '1') and
= '0') and (D(l) = '1') and
(next_ack = '0') and (err = '0'));
a22 <= ( (D(4) =
'0'
) and
= '0') and (D(2) = '1') and (D(l) = '1') and
(next_ack = '0') and (err = '0'));





) and ( D ( 2 ) =
' 1 ' ) and ( D ( 1 ) =
'
1 ' ) and
(next_ack = '1'));
a24 <= ( (D(4) =
'1'
) and
= '0') and (D(2) = '1') and










' 0 ' ) and ( D ( 2 ) =
' 1 ' ) and ( D ( 1 ) =
' 1 ' ) and
(D(0) = '0') and (next_ack = '0'));










(D(0) = '1') and (next_ack = '0'));
















a28 <= ((D(5) = '0') and (D(4) = '1') and



















































































[ ( D ( 5 ) =
' 0 ' ) and ( D ( 4 ) =
' 0
'
and (D(l) = '0') and
(D(0) = '1') and (data(l) =
=
'
0 ' )) ;
( (D(4) =
'1'






















































































0 ' ) and ( D ( 1 ) =
D;
















) and ( D ( 1 ) =
) and (data(O) =
and (D(4) =
'0'
1 ' ) and ( D ( 1 ) =






) and ( D ( 1 ) =
) and (next_ack

















) and (err = '0
(D(4) = '1
0') and (D(l) =
D;
and (D(4) = '1
1
'
) and ( D ( 1 ) =
and (D(4) =
'1'
and ( next_ack =
and (D(4) =
'1'
0 ' ) and
' 1 ' ) and (err =
(D(4) = '1














) and ( D ( 1 ) =





) and ( D ( 1 ) =
and (data (5) =
(D(4) =
'0'
0') and (D(l) =





) and ( D ( 1 ) =



























































































































































































































































































































0 ' ) and ( D ( 1 ) =



















0 ' ) and





















0 ' ) and






and (data (4) =
and




0 ' ) and ( D ( 1 ) =
and (err = '1' )














































































































































































































































































































= ((D(5) = '1
and (D(l) =
(data(7) =
= ((D(5) = '1
and (D(l) =
(data(O) =
= ((D(5) = '1
and (D(l) =





0') and (D(l) = '1') and










1 ' ) and
and (data (4) =
'0'
) ) ;




and (data (4) =
'1'
) ) ;










(D(l) = '0') and






































) and ( D ( 1 ) =
1
*
) and ( D ( 1 ) =
and (err = '1' )
and (D(4) =
'1'



































































al03 <= ((D(5) = '1') and (D(4) = '1') and











al04 <= ((D(5) = '1') and (D(4) = '1') and





al05 <= ((D(5) = '1') and (D(4) = '1') and
(D(l) = 'O'l and
(D(0) =
'0'
) and (err = 'I'D;





al07 <= (D(5) = '1') and (D(4)
(D(2) = '1') and (D(l) =
'1'
(data(5) = '1
al08 <= ( (D(5) 1
'










al09 <= ( (D(5) =
'1'
)
( D ( 2 ) =




allO <= ( (D(5) =
'1'
)
(D(2) = '1') and (D(l) =
'1'
(data(O) = '0
alll <= ((D(5) = '1') and (D(4














and (D(4) = '1') and
and
) );

















all2 <= ( (D(5)









all3 <= ((D(5) = '0') and (D(4)
(D(l) =
' 0 ' ) ) ;
all4 <= ( (D(5) =
'1'
) and




all5 <= ( (D(5) =
'1'
) and




all6 <= ( (D(5) =
'1'
) and










all7 <= ( (D(5) =
'1'
) and
( D ( 3 ) =
' 0 ' ) and
(D(O) = '0') and ( isr_latch_ack =
'0') )
all8 <= ( (D(5) =
'1'
) and










all 9 <= ((D(5) = '1') and (D(4) = '1') and
( D ( 2 ) =
' 0 ' ) and





if ((al6 = '1') or (a25 = '1')) then
i_xy_data(15 downto 8) <= data;
end if;
if ((all = '1') or (al8 = '1')) then
i_xy_data(7 downto 0) <= data;
end if;
D(5) <= ((a2 = '1') or (a4 = '1') or (a5 =
'1') or (a6 = '1') or (a8 = '1') or (a29 = '1') or
(a30 = '1') or (a34 = '1') or (a35 =
1') or (a44 = '1') or (a45 = '1') or (a47 = '1')
or
(a48 = '1') or (a49 = '1') or (a50 =
'1') or (a51 = '1') or (a52 = '1') or (a53 = '1')
or
(a54 = '1') or (a55 = '1') or (a57 =
'1') or (a58 = '1') or (a59 = '1') or (a60 = '1')
or
(a61 = '1') or (a63 = '1') or (a64 =
'1') or (a66 = '1') or (a67 = '1';
or


































(a69 = '1') or (a70 = '1') or (a71 =
or (a72 = '1') or (a73 = '1') or (a74 = '1')
(a76 = '1') or (a77 = '1') or (a80 =
or (a81 = '1') or (a83 = '1') or (a84 = '1')
(a88 = '1') or (a89 = '1') or (a90 =
or (a91 = '1') or (a94 = '1') or (a95 = '1')
(a96 = '1') or (a97 = '1') or (a98 =
or (a99 = '1') or (alOO = '1') or (alOl =
or
(al02 = '1') or (al03 = '1') or (al04
') or (al05 = '1') or (al06 = '1') or (al07 =
or
(al08 = '1') or (al09 = '1') or (alio
') or (alll = '1') or (all2 = '1') or (all4 =
or
(all5 = '1') or (all6 = '1') or (all7
') or (all8 = '1') or (all9 = '1'));
D(4) <= ((a4 = '1') or (a6 = '1') or (all =
or (al8 = '1') or (a23 = '1') or (a25 = '1')
(a28 = '1') or (a36 = '1') or (a42 =
or (a44 = '1') or (a45 = '1') or (a56 = '1')
(a62 = '1') or (a92 = '1') or (a95 =
or (all3 = '1') or (all9 = '1'));
D(3) <= ((aO = '1') or (a2 = '1') or (a4 =
or (a5 = '1') or (a6 = '1') or (a9 = '1') or
(al5 = '1') or (al6 = '1') or (a27 =
or (a31 = '1') or (a32 = '1') or (a33 = '1')
(a43 = '1') or (a44 = '1') or (a45 =
or (a56 = '1') or (a65 = '1') or (a75 = '1')
(a78 = '1') or (a82 = '1') or (a84 =
or (a88 = '1') or (a90 = '1') or (a91 = '1')
(a95 = '1') or (all8 = '1') or (all9 =
D(2) <= ((aO = '1') or (al = '1') or (a2 =
or (a3 = '1') or (a4 = '1') or (a5 = '1') or
(a9 = '1') or (al5 = '1') or (a20 =
or (a25 = '1') or (a32 = '1') or (a36 = '1')
(a38 = '1') or (a43 = '1') or (a44 =
or (a45 = '1') or (a65 = '1') or (a79 =
or
(a84 = '1') or (a86 = '1') or (a88 =




D(l) <= ((al = 'ID or (a2 = '1') or (a3
=
or (a5 = '1') or (a6 = '1') or (alO = '1') or
(al3 = '1') or (al5 = '1') or (al6 =
or (a20 = '1') or (a21 = '1') or (a22 = '1')
(a23 = '1') or (a24 = '1') or (a26
=
or (a27 = '1') or (a32 = 'ID or (a36
= '1')
(a40 = '1') or (a46 = '1') or (a56
=
or (a75 = '1') or (a83 = '1') or (a85
= '1')
(a88 = '1') or (a90 = '1') or (a91
=





) or (all9 = 'I'D;
D(0) <= ((a3 = '1') or (a5 = '1') or (a6
=
'1') or (a7 = '1') or (alO = '1') or (al2
= '1')
or
(al4 = '1') or (al7 = '1') or (al9
=
'1') or (a24 = '1') or (a27 = '1') or (a31
= '1')
or
(a37 = '1') or (a39 = '1') or (a41
=
'1') or (a45 = '1') or (a62 = '1') or (a65
= '1')
or
(a75 = '1') or (a78 = '1') or (a83
=
'1') or (a87 = '1') or (a89 = '1') or (a93
= '1')
or






<= '1' when ((aO = '1') or (al = '1')
or (a3 = '1') or (a4 = '1') or (a5= '1') or (a6 =
1') or
(a7 = '1') or (a9 = '1') or (al2
= '1') or (al3 = '1') or (al4 = '1') or (a21 =
'1'
) or
(a22 = '1') or (a24 =
'1'
) or
(a28 = '1') or (a36 = '1') or (a42 = '1') or (a44
= '1') or




when ((a2 = '1') or (a88 = '1') or




when ((a8='l') or (a29='l')





) or (a50 =
'1'
) or
(a51 = '1') or (a52 = '1') or (a53 = '1') or (a54
= '1' ) or
(a55 =
'1'
) or (a57 =
'1'
) or
(a58 = '1') or (a59 = '1') or (a60 = '1') or (a61
= '1') or
(a63 = '1') or (a64 =
'1'
) or




) or (a71 =
'1'
) or




(a77 = '1' ) or (a80 =
'1'
) or






) or (a99 =
'1'
) or
(alOO = '1') or (al01='l') or (al02='l') or (al03
= '1') or
(al04 = '1') or (al05 = '1') or
(al06 = '1') or (al07='l') or (al08='l') or
(al09='l') or
(alio = '1') or (alll = '1') or




when ((a8 = '1') or
(a29 = '1') or (a34 = '1') or (a35 = '1') or





) or (a50 =
'1'
) or




(a55 = '1' ) or (a57 =
'1'
) or





(a63 = '1' ) or (a64 = '1') or
(a66 = '1') or (a67 = '1') or (a68 = '1') or (a69
= '1') or
(a70 = '1' ) or (a71 =
'1'
) or
(a72 = '1') or (a73 = '1') or (a74 = '1') or (a76
= '1' ) or
(a77 = '1' ) or (a80 = 'ID or
(a81 = '1') or (a94 = '1') or (a96 = 'ID or (a97
= '1') or
(a98 = '1') or (a99 = 'ID or




(al04 = '1') or (al05 = '1') or
(al06='l') or (al07='l') or (al08='l') or (al09 =
'1') or
(alio = '1') or (alll = 'ID or




when (a87 = '1') else '0';
y_latch <=
'1'




when ((a83 = '1') or (all4 =
'1') or (all5 = '1') or (all6 = '1')) else '0';
end fr header arch;
COMPONENT: deejftame










library and use clauses
library ieee;
use ieee. std_logic_1164 . all;
use ieee. std_logic_1164_extensions .all;
library my_packages;
use my_packages .package_l . all;
entity dec frame is
port (
inputs
clock : in std ulogic
reset : in std ulogic
work req in
std ulogic vector (2 downto 0);
find sos ack in std ulogic
decode scan ack in std ulogic
find sos err in std ulogic




ack out std ulogic;
find sos out std ulogic;






Purpose : Decode frame module
Author Douglas A. Carpenter
Created : 04-APR-1994
Revised :
architecture d =c frame arch of dec_frame is
signal D : std ulogic vector (2 downto 0
signal aO : std ulogic;
signal al : std ulogic;
signal a2 : std ulogic;
signal a3 : std ulogic;
signal a4 : std ulogic;
signal a5 : std ulogic;
signal a6 : std ulogic;
signal a7 : std ulogic;
signal a8 : std ulogic;
signal a9 : std ulogic;
signal alO : std ulogic;
signal all : std ulogic;
signal al2 : std ulogic;
signal al3 : std ulogic;
signal al4 : std ulogic;
Name dec frame arch
begin
sof_process : process (reset, clock)
begin


































event ) and (clock = '1') and
( clock 'last_value = '0')) then
aO <= ((D(2) = '0') and (D(l) = '1') and
(D(0) = '1') and (decode_scan_ack = '1'));
al <= ( (D(l) =
'0'
) and
(D(0) = '1') and (find_sos_ack = '1'));
a2 <= ( (D(l) =
'0'
) and




(f ind_sos_err = '0'));
a3 <= ( (D(l) =
'0'
) and
(work_req = "100") and
(find_sos_err = '1'));
a4 <= ( ( D ( 1 ) =
' 0 ') and
(D(0) = '1') and (find_sos_ack = '0') and
( find_sos_err =
' 0 ' ) ) ;
a5 <= ((D(2) =
'
0') and (D(l) = '1') and
decode_scan_ack = '0') and
(decode_scan_err = ' 0 ') ) ;
a6 <= ((D(2) = '0') and (D(l) = '1') and
(D(0) = '0') and (decode_scan_ack = '1') and
(decode_scan_err = '0'));
a7 <= ( (D(l) = '0'.) and
(D(0) = '1') and (find_sos_err = 'I'D;
a8 <= ( (D(2) =
'1'
) and
(D(0) = '0') and (work_req(0) = '1'));
a9 <= ( (D(2) =
'1'
) and
(D(0) = '0') and (work_req(l) = '1'));
alO <= ( (D(2) = '1') and
(D(0) = '0') and (work_req(2) = '1'));
A-30
all <= ( (D(2) = '1') and




) and (work_req ( 0 ) = ' 1 ') ) ,
al2 <= ( (D(2) = '1') and
(D(0) = '1') and (work_req(l) = '1')
al3 <= ((D(2) = '1') and
(D(0) = '1') and (work_req(2) = '1')),
al4 <= ((D(2) = '0') and (D(l) = 'ID and
(decode_scan err = '1'));
D(2) <= ((a3 = '1') or (a6 = '1') or (a7 =
'ID or (a8 = '1') or (a9 = '1') or (alO = '1') or
(all = '1') or (al2 = '1') or (al3
= '1') or (al4 = '1' ) );
D(l) <= ((aO = '1') or (al = '1') or (a3 =
'1') or (a5 = '1') or (a6 = '1') or (a7 = '1') or
(a8 = '1') or (a9 = '1') or (alO =
'ID or (all = '1') or (al2 = '1') or (al3 = '1')
or
(al4 = '1') );
D(0) <= ((aO = '1') or (al = 'ID or (a2 =
'1') or (a3 = '1') or (a4 = '1') or (a7 = '1') or
(all = '1') or (al2 = '1') or (al3







when ((a6 = '1') or (aE
= 'ID or (alO = '1')) else '0';
req_err <=
'1'
when ((a3 = '1') or (a7 = '1') or
(all = '1') or (al2 = '1') or (al3 = '1') or (al4
= 'I'D
else '0';
find_sos <= '1' when ((a2 = '1') or (a4 = '1'))
else '0';
decode_scan <= '1' when (a5 = '1') else '0';













eoi module, finds the start of
Douglas A. Carpenter
14-APR-1994
library and use clauses
library ieee;
use ieee. std_logic_1164 . all;
use ieee. std_logic_1164_extensions .all;
library my_packages;
use my_packages .package_l.all;
reg err out std ulogic;
ack out std ulogic;
next req out std ulogic;
isr latch out std ulogic;
isr data in out



















































eoi arch of find eoi is
"std"












































std_ulogic_vector (2 downto 0
data
















eoi process : process (reset, clock)
begin







































































e Isif ( (
clock'
event)
(clock'last value = '0' ) )
aO <= ( (D(3) = '0')
(D(l)
1 1'
) and (D(0) =
and
(next ack =
al <= ( (D(3) = 'OD
(D(l)
_ f 1'
) and (D(0) =
"11111111 ") and
(next ack =







a3 <= ( (D(3) = '0')
(D(l)
_ t 1'
) and (D(0) =
and
(next ack =






a5 <= ((D(3) = '0')
(D(l)
_ 1
ID and (D(0) =
and
(next ack =
a6 <= ((D(3) = '0')
(D(l) =
'
ID and (D(0) =
and
(next ack =
a7 <= [ (D(3) = '0')
(D(l)
_ 1 1'
) and (D(0) =
and
(next ack =
a8 <= ((D(3) = '0')
(D(l)
_ 1
ID and (D(0) =
and
(next ack =
a9 <= ((D(3) = '0')
(D(l) =
'
ID and (D(0) =
and
(err = 'O'D




ID and (D(0) =
and
(next ack =
and (clock = '1') and
then
and ( D ( 2 ) =
'
1 ') and





) and (data =
'O'D;




and (D(2) = '0') and
'ID and (data(7) = '0')
'0') );
and (D(2) = '0') and
and (work_req = "110")
'0') and (err = '0') ) ;
and ( D ( 2 ) =
'
0 ') and
ID and (data(6) = '0')
'0'));
and ( D ( 2 ) =
' 0 ' ) and
'ID and (data (5) = '0')
'O'D;





'1') and (data(4) = '0')
'0'));
and (D(2) = '0') and
'ID and (data(3) = '0')
'O'D;





) and (next ack
=
'0'
) and ( D ( 2 ) =




all <= ((D(3) = 'OD and (D(2)
= '0') and




al2 <= ((D(3) = '0') and (D(2)
= '0') and
(D(l) = '1') and (D(0) = *1D and (data(l)
= 'OD
and
(next_ack = '0') ) ;
al3 <= ((D(3) = '0') and (D(2)
= '0') and






al4 <= ((D(3) = '0') and (D(2) = 'ID and
(D(l) = '1') and (D(0) = 'OD and (data (7) = '1')
and
(data(6) = '1') and (data(5) = '0')
and (data(4) = '1') and (data(3) = '1') and
(data(2) = '0') and (data(O) = '1')
and (next_ack = '0'));
al5 <= ((D(3) = '0') and (D(2) = '1') and
(D(l) = '1') and (D(0) = '0') and (next_ack =
'I'D;
al6 <= ( (D(2) =
'0'
) and
( D ( 1 ) = '1') and ( D ( 0 ) =
'
1 ') and ( next_ack =
I'D;
al7 <= ((D(3) = '0') and (D(2) = '0') and
(D(0) = 'ID and (next_ack = '1') and
(err = 'O'D;
al8 <= ((D(3) = '1') and (D(2) = '0') and
(D(l) = '0') and (D(0) = 'ID and (isr_latch_ack
=
'O'D;
al9 <= ((D(3) = '1') and (D(2) = '0') and
(D(0) = '1') and (isr_latch_ack = '1'));
a20 <= ((D(3) = '0') and (D(2) = '1') and
(D(l) = '1') and (D(0) = '0') and (data(O) = '0')
and
(next_ack = '0') ) ;
a21 <= ((D(3) = '0') and (D(2) = '1') and




a22 <= ((D(3) = 'OD and (D(2) = '1') and




a23 <= ((D(3) = '0') and (D(2) = '1') and
= '1') and (D(0) = '0') and (data(5) = '1')
( next_ack =
'
0 ') ) ;
a24 <= ((D(3) = '0') and (D(2) = '1') and
= '1') and (D(0) = '0') and (data(6) = '0')
( next_ack =
' 0 ') ) ;
a25 <= ((D(3) = '0') and (D(2) = '1') and
(D(l) = 'ID and (D(0) = '0') and (data (7) = '0')
and
[next_ack = '0') ) ;
a26 <= ( (D(3) =
'0'
) and
( D ( 1 ) = '1') and ( D ( 0 ) =
'
0 ') and
(next_ack = '1') and (err = '0'));
a27 <= ((D(3) = '1') and (D(2) = '1') and




) and (work_req ( 0 ) =
'I'D;
a28 <= ((D(3) = '0') and (D(2) = '0') and
(D(l) = '0') and (D(0) = '1') and (err = '1'));
a29 <= ((D(3) = '1') and (D(2) = '1') and
= '1') and (D(0) = '0') and (work_req(l) =
a30 <= ((D(3) = '1') and (D(2) = '1') and
= 'ID and (D(0) = '0') and (work_req(2) =

























a32 <= ((D(3) = '1') and (D(2) = '1') and
(D(l) = '1') and (D(0) = '1') and (work_req(l) =
'I'D;
a33 <= ((D(3) = '1') and (D(2) = '1') and
(D(l) = '1') and (D(0) = '1') and (work_req(2) =
'I'D;
a34 <= ((D(3) = '1') and (D(2) = '0') and
(D(l) = '1') and (D(0) = '1') and (isr_latch_ack =
'0'));
a35 <= ((D(3) = '0') and (D(2) = '0') and
(D(l) = '1') and (D(0) = '0') and (err = 'I'D;




) or (a29 =
'1'
) or (a30 =
a32 = '1') or (a33 = '1')
'1'









or (a27 = '1') or (a29 = '1') or
(a30 = '1




D(l) <= ( (al = '1
'1') or (al5 = '1') or
or
(al9 = '1




D(0) <= ( (aO = '1
'1'





) or (all = '1') or
or
(al6 = '1











) or (a35 =
') or (al5
'I'D;
= '1') or (a26
or (a31 = or (a32
D;
) or (a9 = '1') or (al4 =
al6 = '1') or (al7 = '1')
) or (a26 =
'1'
) or (a27 =
a30 = '1') or (a31 =
'1'
)
) or (a33 or (a34
) or (a2 = '1') or (a3 =
5 =
'1'
) or (a6 =
'1'
) or
or (a8 = '1') or (alO =
al2 = '1') or (al3 = '1')
) or (al7 = '1') or (al8 =
a20 = '1') or (a21 =
'1'
)
) or (a23 = '1') or
) or (a25 = '1') or (a28 =
a32 = '1') or (a33 = '1')




when ((a31 = '1') or (a32 = '1')





when ((al4 = '1') or (a27 = '1') or
(a29 = '1') or (a30 = '1')) else
'0';
next_req
<= '1' when ((aO = '1') or (al = '1')
or (a3 = '1') or (a4 = '1') or (a5 = '1') or (a6 =
'ID or
(a7 = '1') or (a8 = '1') or (a9 =
'1') or (alO = '1') or (all
= '1') or (al2 = '1')
or
(al3 = 'ID or (a20 = '1') or







' 1 ' when ((a2 = 'ID or (al8 = '1')




when ((a2 = 'ID or
(al8 = '1') or (a28 = '1') or (a35
= "I'D else
"00000000";
end find eoi arch;
Name define htable
Purpose : Module that controls the loading






library and use clauses
library mgc_portable, ieee;
use mgc_portable.qsim_logic.all;
use mgc_portable. gsim_relations. all;
use ieee. std_logic_1164 . all;
use ieee. std_logic_1164_extensions. all;
library my_packages;




















































































































































(entity) COMPONENT: m <fefine htable
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DESGRffTIOJN; (architecture)
Name define htable arch
Purpose : define huffman table module.








architecture def ine_htable_arch of def ine_htable
is
component huff_controller
port ( clock in std ulogic;
reset in std ulogic;
table err out std ulogic;
htable req in std ulogic;
htable ack out std ulogic;
hreset out std ulogic;
hread in req out std ulogic;
hload req out std ulogic;
hread in ac k in std ulogic;
hload ack in std ulogic;
herr in std ulogic) ;
end component;
component huff read_ ir
port (
clock : in std ulogic;
hreset : in std ulogic;
hread in req : in std ulogic;
hread in ack out std ulogic;
herr : out std ulogic;
hlen ack : in std ulogic;
hbits_ack : in std ulogic;
hvals ack : in std ulogic;
hlbv err in std ulogic;
hlen req out std ulogic;
hbits req out std ulogic;




clock . in std ulogic;
hreset .Ln std ulogic;
hload_req m std ulogic;
hload ack (5Ut std ulogic;
herr (3Ut std ulogic;
hsiz ack m std ulogic;
hcode_ack m std ulogic;









component huff_len_ Lo ader
port (
clock in std_ulogic;
hreset in std ulogic;
hlen req in
std_ulogic;
hlen ack out std ulogic;
hlbv err out std_ulogic;
next req out
std_ulogic;
next ack in std_ulogic;
err in std_ulogic;
data in std ulogic_vector
(7
downto 0 ) ;
set data out std ulogic
vector (is
downto 0);
dec : out std ulogic;
set : out std ulogic;
hlength : in std ulogic vector
(15
downto 0);
dec ack : in std ulogic;
acdc data : out std ulogic
vector (0
downto 0);




clock : in std ulogic;
hreset : in std ulogic;
hbits_req : in std ulogic;
hbits ack : out std ulogic;
hlbv err : out std ulogic;
next_req : out std ulogic;
next ack : in std ulogic;
err : in std ulogic;
data : in std ulogic_vector
(7
downto 0);
bits reset : out std ulogic;
bits_inc : out std ulogic;
bits inc ack : in std ulogic;
bits DIN1 out std ulogic_vector
(7
downto 0);
bits LD1 : out std ulogic;
bits_WEl : out std ulogic;
hlength : in std ulogic_vector (15
downto 0);
dec : out std ulogic;




clock : in std ulogic;
hreset : in std ulogic;
hvals req in
std ulogic;
hvals ack : out std ulogic;
hlbv err : out std ulogic;
next req : out std ulogic;
next ack : in std ulogic;
err : in std ulogic;
data : in std ulogic vector (7
downto 0);
hlength in
std ulogic vector (15 downto 0);
dec out std ulogic;
dec ack in std ulogic;
vb reset out std ulogic;
bits inc out std ulogic;
bits inc ack in std ulogic;
vals inc out std ulogic;
vals inc ack in std ulogic;
vals DIN1 out std ulogic vector (7
downto 0);
vals LD1 out std ulogic;
vals_WEl : out std ulogic;
bits addr : in std ulogic vector (3
downto 0);
bits data : in std ulogic vector(7
downto 0);
val DIN1 : out std ulogic vector (7
downto 0);
val RWADR : out std ulogic vector (7
downto 0);
val LD1 out std ulogic;
DCval WEI : out std ulogic;
ACval_WEl : out std ulogic;












downto 0 ) ;









port ( D : in std_ulogic_vector ( 0 downto
0);
Q out std ulogic v
0);
CLK in std ulogic;
EN in std ulogic;
R : in std ulogic);
end component;
component huff_bits




































































clock : in std_ulogic;
hreset : in std_ulogic;
hsiz req in std ulogic
hsiz ack out std ulogic
hscg err out std ulogic
bits addr reset out std ulogic
bits inc out std ulogic
bits inc ack in std ulogic
bits data out in
std ulogic vector (7 downto 0] ;
hsize LD1 out std ulogic
hsize WEI out std ulogic
hsize addr out
std ulogic vector (7 downto 0) ;
hsize data : out
std ulogic vector(7 downto 0));
end component;
component huff load code
port (
clock : in td ulogic;
hreset : in S td ulogic;
hcode req : in td ulogic;
hcode ack : out std ulogic;
hscg err out std ulogic;
hsize ADR1 : out
std ulogic vector (7 downto 0)
hsize_DOUTl : in
std_ulogic_vector ( 7 downto 0)
hcode_ADRl : out




std_ulogic_vector (15 downto 0
hsize_SEL : out






























std_ulogic_vector (15 downto 0)
hcode_SEL : out
std_ulogic_vector ( 0 downto 0);
acdc_data_out : in












































in std_ulogic_vector (7 downto
in std_ulogic_vector (7 downto
in std_ulogic_vector (7 downto
















in std_ulogic_vector (15 downto
in std_ulogic_vector (7 downto
in std_ulogic_vector (7 downto







































downto 0 ) ;
signal dec_ack
signal acdc_data
downto 0 ) ;
signal acdc_en
signal acdc_data_out






































downto 0 ) ;
signal bits_data_out
downto 0 ) ;
signal vals_inc
signal vals_DINl




downto 0 ) ;
signal vals_ADRl













































downto 0 ) ;
signal hcode_SEL






















































































































































































































































































































use ieee. std_logic_1164 . all;





clock in std ulogic;
reset in std ulogic;
table err out std ulogic;
htable req in std ulogic;
htable ack out std ulogic;
internal S-ignals
hreset : out std ulogic
hread in req out std ulogic
hload req : out std_ulogic
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hread in ack in std ulogic
hload ack in std ulogic
















































' 0 ' ;
a3 <=
' 0 ' ;
a4 <=




























































































: process (reset, clock)
0') then











(D(0) = '1') and (hload_ack =
and (herr = 'O'D;
) =






and (hread_in_ack = '0'));
) =
'
0 ') and ( D ( 2 ) =
* 1 * ) and












































'1') and (D(2) = '1') and
'1') and (htable_req =
and (D(2) = '0') and
and (hread in ack
and (herr = '0') ) ;
((D(3) = '0') and (D(2) = '1') and
and (D(0) = '1') and (herr = '1'));
( ( D ( 3 ) =
' 0 ' ) and
and (D(0) = '0') and (hread_in_ack =
( ( D ( 3 ) =
'
0 ') and ( D ( 2 ) =
'
1 ') and
and (D(0) = '0') and (hread in ack =
'0'
and( ( D ( 3 ) =
'
0 ') and ( D ( 2 )
and ( D ( 0 ) = 'I'D;
|(D(3) = '1') and (D(2) = '1') and





1 ') ) ;
((D(3) = '0') and (D(2) = '0') and
and (D(0) = '0') and (herr = 'I'D;




al6 <= ( (D(3)
al7 <= (
and (D(0) = '1'));












( ( D ( 3 ) =
' 0 ') and ( D ( 2 ) =
' 1 ') and
'I'D;
(D(2) = 'i':
D(3) <= ((a2 = '1') or (a3 = '1') or (a5 =
'ID or (a9 = '1') or (al2 = '1') or (al4 = '1')),
D(2) <= ((a3 = '1') or (a6 = '1') or (a7 =
'ID or (a9 = '1') or (al2 = '1') or (al4 = '1')
or (al5 = '1') ) ;
D(l) <= ((aO = '1') or (a4 = '1') or (a5 =
'ID or (a6 = '1') or (a7 = '1') or (a8 = '1')
or (a9 = '1') or (al2 =
'1'
)
or (al3 = 'ID or (al4 = '1'));
D(0) <= ((al = '1') or (a3 = '1') or ( a7 =
'1') or (a8 = '1') or (a9 = '1') or (al2 = '1')







when ((a5 = '1') or (a9 = '1')
or (al2 = '1') or (al4 = '1')) else '0';
htable_ack <= '1' when ((a2
'1')) else '0';
or (a3
hreset <= '1' when ((a4 = '1') or (alO
(all = '1') or (al3 ='1') or (al4 = '1')

























library and use clauses
library mgc_portable, ieee;
use mgc_portable.qsim_logic. all;
use mgc_portable . qsim_relations . all ;
use ieee. std_logic_1164 . all;





clock : in std ulogic
internal si gnals
hreset : in std ulogic
hread in req : in std ulogic
hread in ack : out std ulogic
herr : out std ulogic
hlen ack : in std ulogic
hbits ack : in std ulogic
hvals ack : in std ulogic
hlbv err : in std ulogic
hlen req out std ulogic
hbits req : out std ulogic
hvals req : out std ulogic
);





Name huff read in arch
Purpose :
Author Douglas A. Carpenter
Create d : 02-MAY-1994
Revised :
chitecture h iff read in arch of huff read i
signal D : std ulogic vector (3 downto 0
signal aO : std ulogic;
signal al : std ulogic;
signal a2 : std ulogic;
signal a3 : std ulogic;
signal a4 : std ulogic;
signal a5 : std ulogic;
signal a6 : std ulogic;
signal a7 : std ulogic;
signal a8 : std ulogic;
signal a9 : std ulogic;
signal alO : std ulogic;
signal all : std ulogic;
signal al2 : std ulogic;
signal al3 : std ulogic;
signal al4 : std ulogic;
signal al5 : std ulogic;
begin






























event ) and (clock = '1') and



















(D(2) = '0') and
and (hread_in_req
and ( hlbv_err =
'
1 D ) ;
(D(2) = '0') and
and (hread_in_req
and (hlen ack '0') and (hlbv err
(D(2) = '0') and
and (D(0) = '0') and (hbits_ack =





(D(2) = '0') and
and (D(0) = '1') and (hlen_ack =
'0'
and (hlbv_err = '0'));









and (D(0) = '0') and (hbits_ack =





and (hvals ack =










) and (hbits_ack =
( D ( 2 ) =
'
0 ') and













(D(l) = '1') and (D(0)
'O'D;
alO <= (




) and ( D ( 0 )
'O'D;
all <= ( (D(2) =
'1'
) and
(D(l) = '0') and (D(0) = '1') and (hvals_ack =
'O'D;
al2 <= ((D(3) = '0') and (D(2) = '1') and
(D(l) = '1') and (D(0) = '1') and (hread_in_req
'I'D;
al3 <= ( (D(2) = '0') and
(D(l) = '1') and (D(0) = '0') and (hlbv_err =
'I'D;
al4 <= ( (D(2) = '1') and
(D(l) = '0') and (D(0) = '0') and (hlbv_err =
'I'D;
al5 <= ( (D(2) =
'0'
) and
(D(l) = '0D and (D(0) = '1') and (hlbv_err =
'I'D;
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D(3) <= ((aO = '1') or (a5 = '1') or (al3 =
'1') or (al4 = '1') or (al5 = '1'));
D(2) <= ((aO = '1') or (a4 = '1') or (a5 =
'1') or (a6 = '1') or (a7 = '1') or (a9 = '1')
or (all ='1') or(al2 = '1') or
(al3 = '1') or (al4 = '1') or (al5 = '1'));
D(l) <= ((aO = '1') or (a2 = '1') or (a5 =
'1') or (a6 = '1') or (a8 = '1') or (alO = '1')
or (all ='1') or (al2 = '1') or
(al3 = '1') or (al4 = '1') or (al5 = 'I'D;
D(0) <= ((aO = '1') or (al = '1') or (a3 =
'1') or (a5 = '1') or (a7 = '1') or (a8 = '1')
or (all ='1') or (al2 = '1') or




hread_in_ack <= '1' when ((all = '1') or (al2 =
'I'D else '0';
herr <= '1' when ((aO = '1') or (a5 = '1') or














) or (a9 =
'1')) else '0';

















use ieee. std_logic_1164 . all;





clock in std ulogic;
internal signals
hreset in std ulogic;
hload req in std ulogic;
hload ack out std ulogic
herr out std ulogic
hsiz ack in std ulogic;
hcode ack in std ulogic;





























std_ulogic_vector (3 downto 0);
std_ulogic_vector (3 downto 0);
std_ulogic_vector ( 4 downto
hload_process : process (hreset, clock)
begin







( clock 'last_value = '0')) then
if (D = "0000") then
if (hload_req = '0') then
Q <= "0000";
i_outs <= "00000";
elsif ( (hload_req = '1') and (hsiz_ack =
'
1') and (hscg_err = '0')) then
Q <= "0000";
i_outs <= "00000";




elsif ( (hload_req = '1') and (hsiz_ack =




elsif (D = "0001") then




elsif (hscg_err = '1') then
Q <= "1111";
i_outs <= "01000";






elsif (D = "0011") then
if (hsiz_ack = '1') then
Q <= "0011";
i_outs <= "00000";




elsif (D = "0010") then


















elsif (D = "0110") then
if (hcode_ack = ' 1') then
Q <= "0110";
i_outs <= "00000";




elsif (D = "0100") then




elsif (hscg_err = '1') then
Q <= "1111";
i_outs <= "01000";





elsif (D = "0101") then
if (hgen_ack = ' 1') then
Q <= "0101";
i_outs <= "00000";




elsif (D = "0111") then
if (hload_req = '1') then
Q <= "0111";
i_outs <= "10000";




elsif (D = "1111") then
if (hload_req = '1') then
Q <= "0111";
i_outs <= "01000";
















hgen_req <= i_outs ( 0 ) ;










Huffman bits array addresser
Douglas A. Carpenter
06-MAY-1994
library and use clauses
library ieee;
use ieee. std_logic_1164 . all;
use ieee. std_logic_1164_extensions .all;
library my_packages;











std_ulogic_vector (3 downto 0);
inc_ack : out
std_ulogic) ;












architecture huff_bits_addr_arch of huff_bits_addr
is
signal b_addr : std_ulogic_vector (3 downto
0);
signal l_ack : std_ulogic;
begin






elsif ((inc'event) and (inc = '1') and
(inc'last_value = '0')) then
b_addr <= b_addr + "0001";
end if;
end process hl_Process;
h2_Process : process (hreset, clock)
begin
if (hreset = ' 1' ) then
i_ack <= ' 0
'
;
elsif ( (clock 'event) and (clock = '1') and
(clock'last value = '0')) then
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use IEEE. std_logic_1164 .all;
use IEEE. std_logic_1164_extensions. all;
REGISTER_FILE_write_Process :
process (DIN1,WEI, LD1,WADR1)
variable waddr : integer range 0 to 15;
variable load : std_ulogic;
begin
write mode? (need both WEI and LD1 to be
high)
convert address to integer

















Written by LL_to_VHDL at Tue May 3 09:08:37
1994
Parameterized Generator Specification to VHDL
Code
LogicLib generator called: REGISTER_FILE
Passed Parameters are:









std_ulogic_vector (7 downto 0);
RADR1 in
std_ulogic_vector (3 downto 0);
WADR1 : in
std_ulogic_vector (3 downto 0);
DOUT1 : out
std_ulogic_vector (7 downto 0);
LD1 . in std_ulogic;




Huffman vals array addresserPurpose
counter module
Author : Douglas A. Carpenter
Created : 06-MAY-1994
Revised
library and use clauses
library ieee;






hreset : in std_ulogic;
inc : in std_ulogic;
clock : in std_ulogic;
outputs
hvals_addr : out
downto 0 ) ;
inc_ack : out std_ulogic);











architecture rtl of huff_bits is
subtype ramword is std_ulogic_vector (7 downto
0 ) ;
type rammemory is array (15 downto 0) of
ramword;
signal ram : rammemory;
begin
REGISTER_FILE_read_Process: process (ram, RADR1)
variable raddrl : integer range 0 to 15;
begin
Process the read port number 1
convert address to integer
















architecture huff_vals_addr_arch of huff_vals_addr
is
signal v_addr : std_ulogic_vector (7 downto
0);
signal i_ack : std_ulogic;
begin
hl_Process : process (hreset, inc)
begin
if (hreset = '1') then
v_addr <= "00000000";
elsif ((inc 'event) and (inc = '1') and
(inc'last_value = '0')) then




h2_Process : process (hreset, clock)
begin
if (hreset = '1') then
i_ack <= ' 0 ' ;
elsif ( (clock 'event) and (clock = '1') and
|clock'last_value = '0')) then
if (inc = '1' ) then
i_ack <= ' 1 ' ;
else














process (DIN1 , WEI , LD1 , WADR1 )
variable waddr . integer range 0 to 255;
variable load : std_ulogic;
begin
write mode? (need both WEI and LD1 to be
high)
convert address to integer





load := LD1 and WEI;
if (load = '1') then











use IEEE. std_logic_1164. all;
use IEEE.std_logic_1164 extensions. all;
Written by LL_to_VHDL at Tue May 3 09:08:37
1994
Parameterized Generator Specification to VHDL
Code
LogicLib generator called: REGISTER_FILE
Passed Parameters are:








DIN1 : in std_ulogic_vector (7 downto 0);
RADR1 : in std_ulogic_vector (7 downto 0);
WADR1 : in std_ulogic_vector (7 downto 0);














huffman data length counter module
Douglas A. Carpenter
05-MAY-1994
library and use clauses
library ieee;
use ieee. std_logic_1164 . all;
use ieee . std_logic_1164_extensions . all ;
use std.textio. all;
library my_packages;
use my_packages.package_l . all;
entity huff_lencntr is
port ( inputs
set data : in






















architecture rtl of huff_vals is
subtype ramword is std_ulogic_vector (7 downto
0);
type rammemory is array (255 downto 0) of
ramword;
signal ram : rammemory;
begin
REGISTER_FILE_read_Process: process (ram,RADRl)
variable raddrl : integer range 0 to 255;
begin
Process the read port number 1
convert address to integer
-- Name : huff lencntr arch
Purpose : huffman data length counter module
Author : Douglas A. Carpenter
Created 05-MAY-1994 DAC
Revised :
architecture huff_lencntr_arch of huff lencntr is
signal d_len : std_ulogic_vector (15 downto
0);
signal d_ack : std_ulogic;
begin
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Hl_Process : process (set, dec, set_data)
begin
if (set = 'ID then
d_len <= set_data;
elsif ((dec'event) and (dec = '1') and
(dec'last_value = '0')) then
d_len <= d_len "0000000000000001";
end if;
end process Hl_Process;
H2_Process : process (set, clock)
begin
if (set = '1') then
d_ack <= '0';
elsif ( (clock 'event) and (clock = '1') and
( clock 'last_value = '0')) then
if (de '1') then
d_ack <= ' 1 ' ;
else





architecture rtl of huff_acdcsel is
begin
huff_acdcsel_Process : process (IN0, INI, SEL)
variable iaddress : integer range 0 to 1;
variable state : std_ulogic_vector (7 downto
0);
begin
iaddress := to_Integer (






















use IEEE. std_logic_1164 .all;
use IEEE. std_logic_1164_extens ions. all;
Written by LL_to_VHDL at Tue May 3 10:07:38
1994







use IEEE. std_logic_1164 .all;




D : in std_ulogic_vector ( 0 downto 0);
Q . out std_ulogic_vector ( 0 downto 0);
CLK in std_ulogic;
EN : in std_ulogic;
R : in std_ulogic
);
end huff_acdc_reg;
LogicLib generator called: MULTIPLEXER
Passed Parameters are:





















in std_ulogic_vector (7 downto
in std_ulogic_vector (0 downto








architecture rtl of huff_acdc_reg is
begin
LAT_Process: process (D, CLK, EN, R) begin
if (R = '0') then
Q <= "0";


















library and use clauses
library ieee;
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clock : in std_ulogic;
internal signals
hreset : in std_ulogic;
hlen_req : in std_ulogic;
hlen_ack : out std_ulogic;
hlbv_err : out std_ulogic;
next_req out std_ulogic;
next_ack : in std_ulogic;
err : in std_ulogic;
data : in
std_ulogic_vector (7 downto 0);
huff_lencntr signals
set_data : out







std_ulogic_vector (15 downto 0);
dec_ack : in std_ulogic;
huff acdc reg signals
acdc_data . out
std_ulogic_vector ( 0 downto 0);
acdc_en : out std_ulogic
);






























hload_process : process (hreset, clock)
begin








if ((D = "00000") and (hlen_req = '0')) then
Q <= "00000";
i_outs <= "00000000";
elsif ((D = "00000") and (hlen_req = '1')
and (next_ack = 'ID and (err
= '0')) then
Q <= "00000";
i outs <= "00000000";






elsif ((D = "00000") and (hlen_req = '1')
and (next_ack = '0') and (err = '0')) then
Q <= "00001";
i_outs <= "00000001";
elsif ((D = "00001") and (next_ack = '0')
and (err = '0') ) then
Q <= "00001";
i_outs <= "00000001";


















i_length(15 downto 8) <= data;














elsif ((D = "00110") and (err = '1')) then
Q <= "11111";
i_outs <= "01000000";














i_length(7 downto 0) <= data;
elsif ((D = "00101")) then
Q <= "00111";
i_outs <= "00001000";
elsif (D = "00111") then
Q <= "01111";
i_outs <= "00001000";
elsif (D = "01111") then







elsif ((D = "01101") and (dec_ack = '0'))
then
Q <= "01101";














elsif ((D = "01101") and (dec_ack = 'I'D
Q <= "01100";
i_outs <= "00000000";
elsif ((D = "01100") and (dec_ack = 'I'D
Q <= "01100";
i_outs <= "00000000";
elsif ((D = "01100") and (dec_ack = '0'))







elsif ((D = "OHIO") and (dec_ack = '0'))
Q <= "OHIO";
i_outs <= "00010000";
elsif ((D = "OHIO") and (dec_ack = '1'))
Q <= "01010";
i_outs <= "00000000";
elsif ((D = "01010") and (dec_ack = '1'))
Q <= "01010";
i_outs <= "00000000";
elsif ((D = "01010") and (dec_ack = '0'))













elsif ((D = "01011") and (err = '1')) then
Q <= "11111";
i_outs <= "01000000";
elsif ((D = "01011") and (next_ack = '1')
[err = '0') ) then
Q <= "01001";
i_outs <= "00000000";
elsif ((D = "01001") and (next_ack = '1'))
Q <= "01001";
i_outs <= "00000000";
elsif ((D = "01001") and (next_ack = '0'))
if (data (3 downto 0) = "0000") then
Q <= "01000";
i_outs <= "00000100";





elsif (D = "01000") then
Q <= "11000";
i_outs <= "00000010";
elsif (D = "11000") then
Q <= "11001";
i_outs <= "00010010";
elsif ((D = "11001") and (dec_ack = '1'))
Q <= "11001";
i_outs <= "00010000";












elsif ((D = "11011") and (hlen_req = 'I'D
Q <= "11011";
i_outs <= "10000000";
elsif ((D = "11011") and (hlen_req = '0'))
Q <= "00000";
i_outs <= "00000000";
elsif ((D = "11111") and (hlen_req = '1'))
Q <= "11111";
i_outs <= "01000000";








hlen_ack <= i_outs ( 7 ) ;
hlbv_err <= i_outs ( 6 ) ;






















library and use clauses
library ieee;
use ieee . std_logic_1164 . all;





clock : in std_ulogic;
internal signals
hreset . in std_ulogic;
A-47
hbits req in std ulogic;
hbits ack out std ulogic;
hlbv err out std ulogic;
next req out std ulogic;
next ack in std ulogic;
err in std ulogic;
data in
std_ulogic vector (7 downto 0)
bits reset out std ulogic;
bits inc out std ulogic;
bits inc ack in std ulogic;
bits_DINl out
std_ulogic vector (7 downto D ;
bits LD1 out std ulogic;
bits WEI out std ulogic;
hlength in
std_ulogic vector (15 downto 0);
dec out std ulogic;
dec ack in std ulogic
) r
end huff_bits loader;














































if (D = "0000") then





= 'ID and (next_
'1') and (err = '0')) then
Q <= "0000";
i_outs <= "0000000000";





elsif ( (hbits_req = '1') and (next_
'0'











elsif (D = "0001") then
Q <= "0011";
i_outs <= "0001000001";
elsif (D = "0011") then
if ( (next_ack
= '0') and (err = '0')) then
Q <= "0011";
i_outs <= "0000000001";
elsif (err = 'ID then
Q <= "1010";
i_outs <= "0100000000";




elsif (D = "0010") then
if (next_ack = 'ID then
Q <= "0010";
i_outs <= "0000000000";





elsif (D = "0110") then
Q <= "0100";
i_outs <= "0000001100";
elsif (D = "0100") then
Q <= "0101";
i_outs <= "0010000000";
elsif (D = "0101") then
if (dec_ack = '0') then
Q <= "0101";
i_outs <= "0010000000";




elsif (D = "0111") then
if (dec_ack = '1') then
Q <= "0111";
i_outs <= "0000000000";
elsif (dec_ack = '0') then






i_counter <= i_counter - "0001";
end if;
end i f ;
elsif (D = "1111") then
if (bits_inc_ack = '0') then
Q <= "1111";
i_outs <= "0000100000";




elsif (D = "1101") then
if (dec_ack = '1') then
Q <= "1101";
i_outs <= "0000000000";
elsif (dec_ack = '0') then








elsif (D = "1100") then









elsif (D = "1110") then
Q <= "0000";
i_outs <= "0000000000";
elsif (D = "1010") then
if (hbits_req = '1') then
Q <= "1010";
i_outs <= "0100000000";





elsif (D = "1011") then
Q <= "0000";
i_outs <= "0000000000";
elsif (data = "1001") then
Q <= "0000";
i_outs <= "0000000000";

















<= i_outs ( 0 ) ;














library and use clauses
library ieee;
use ieee. std_logic_1164 . all;




clock : in std_ulogic;
internal signals
hreset in std ulogic;
hvals req in std ulogic;
hvals ack out std ulogic
hlbv err out std ulogic
next req out std ulogic
next ack in std ulogic;
err in std ulogic;
data in
std_ ulogic vector (7 downto 0);
hlength in
std_ ulogic vector (15 downto 0) ;
dec out std ulogic
dec ack in std ulogic;
vb reset out std ulogic
bits inc out std ulogic
bits inc ack in std ulogic;
vals inc out std ulogic
vals inc ack in std ulogic;
vals_DINl out
std ulogic vector (7 downto 0);
vals LD1 out std ulogic
vals WEI out std ulogic
bits addr in
std_ ulogic vector (3 downto 0);
bits data in








std_ ulogic vector (7 downto 0);
val LD1 out std ulogic
DCval WEI out std ulogic
ACval_WEl out std ulogic
ACDC_data_out : in
std ulogic vector ( 0 downto 0)
















signal D . std_ulogic_vector ( 4
downto 0 ) ;
signal Q . std_ulogic_vector ( 4
downto 0) ;
signal i_outs
downto 0 ) ;
signal i_vals_data : std_ulogic_vector (7 downto
0);
signal i_valaddr : std_ulogic_vector (7
downto 0 ) ;
begin
hload_process : process (hreset, clock)
variable bits_data_counter
std_ulogic_vector (7 downto 0);
begin







elsif ( (clock 'event) and (clock =
'
1') and
( clock 'last_value = *0')) then
if (D = "00000") then





elsif ( (hvals_req = '1') and (next_ack =
'1'









elsif ( (hvals_req = '1') and (next_ack =
'0'




elsif (D = "00001") then
Q <= "00011";
i_outs <= "00000100000000";




elsif (D = "00010") then







elsif (D = "00110") then









elsif (D = "00100") then
if (bits_inc_ack = 'ID then
Q <= "00100";
i_outs <= "00000000000000";




elsif (D = "00101") then
if ((next_ack = '0') and (err = '0')) then
Q <= "00101";
i_outs <= "00000000000001";
elsif (err = '1') then
Q <= "11111";
i_outs <= "00010000000000";





elsif (D = "00111") then
if (next_ack = 'ID then
Q <= "00111";
i_outs <= "00000000000000";
elsif (next_ack = '0') then
Q <= "01111";
i outs <= "00001000010000";
i_vals_data <= data;
end if;
elsif (D = "01111") then
if (dec_ack = '0') then
Q <= "01111";
i_outs <= "00001000000000";




elsif (D = "01101") then
if (dec_ack = 'ID then
Q <= "01101";
i_outs <= "00000000001000";
elsif (dec_ack = '0') then
Q <= "01100";











ivaladdr <= i_valaddr + "00000001";
elsif (D = "OHIO") then
if (vals_inc_ack = '0') then
Q <= "OHIO";
i_outs <= "00000000100000";




elsif (D = "01010") then
if ( vals_inc_ack = '1') then
Q <= "01010";
i_outs <= "00000000000000";




elsif (D = "01011") then







elsif (D = "01001") then







elsif (D = "01000") then
if (hvals_req = '1') then
Q <= "01000";
i_outs <= "00100000000000";




elsif (D = "11111") then
if (hvals_req = '1') then
Q <= "11111";
i_outs <= "00010000000000";
elsif (hvals_req = '0') then
Q <= "00000";







































library and use clauses
library ieee;


















bits inc ack in std ulogic
bits data out in






std ulogic vector (7 downto 0);
hsize data out
std ulogic vector (7 downto 0)








huff load size arch
Douglas A. Carpenter
16-MAY-1994
architecture huff_load_size_arch of huff_load_siz
is
std_ulogic_vector (3 downto 0)
std_ulogic_vector (3 downto 0)
std_ulogic_vector ( 6 downto 0)
std_ulogic_vector (7 downto 0)
std_ulogic_vector (7 downto 0)
std_ulogic_vector (4 downto 0)
std_ulogic_vector (7 downto 0)





















elsif ( (clock 'event) and (clock
( clock 'last_value = '0')) then
if (D = "0000") then










elsif (D = "0001") then
Q <= "0011";
i_outs <= "0000001";
elsif (D = "0011") then
Q <= "0010";
i_outs <= "0000000";
elsif (D = "0010") then











elsif (D = "0110") then










elsif (D = "0100") then
Q <= "0101";
i_outs <= "0001100";
elsif (D = "0101") then
Q <= "0111";
i_outs <= "0001100";
elsif (D = "0111") then
Q <= "1111";
i_outs <= "0000000";
j <= j + "00000001";
elsif(D = "1111") then
Q <= "0110";
i_outs <= "0000000";
k <= k + "00000001";




i <= i + "00001";
elsif (D = "1100") then
if (bits_inc_ack = '0') then
Q <= "1100";
i_outs <= "0010000";




elsif (D = "1110") then
if (bits_inc_ack = '1') then
Q <= "1110";
i_outs <= "0000000";
elsif (bits_inc_ack = '0') then
Q <= "0010";
i_outs <= "0000000";
end i f ;
elsif (D = "1010") then
Q <= "1011";
i_outs <= "0001100";
elsif (D = "1011") then
Q <= "1001";
i_outs <= "0001100";
elsif (D = "1001") then
Q <= "1000";
i_outs <= "1000000";
elsif (D = "1000") then
if (hsiz_req = '1') then
Q <= "1000";
i_outs <= "1000000";



























huff load code entity
Douglas A. Carpenter
16-MAY-1994
library and use clauses
library ieee;
use ieee. std_logic_1164 . all;








hreset in std ulogic;
hcode req : in std ulogic;
hcode ack : out std ulogic;
hscg err : out std ulogic;
hsize_ADRl : out
std_ulogic_vector (7 downto 0);
hsize_DOUTl : in
std_ulogic_vector (7 downto 0);
hcode_ADRl out




std_ulogic_vector (15 downto 0);
hsize_SEL . out
std_ulogic_vector ( 0 downto 0)
);







Name huff load code arch
Purpose :
Author Douglas A. Carpenter
Created . 16-MAY-1994
Revised





std_ulogic_vector (3 downto 0)
std_ulogic_vector (3 downto 0)










std_ulogic_vector (7 downto 0),
std_ulogic_vector (7 downto 0),
std_ulogic_vector (15 downto
std_ulogic_vector (15 downto
std_ulogic_vector ( 0 downto 0),
hloadc_process : process (hreset, clock)
begin








elsif ( (clock 'event) and (clock = '1') and
( clock 'last_value = '0')) then
if (D = "0000") then































CODE <= CODE + "0000000000000001";
k <= k + "00000001";
elsif (D = "0100") then









elsif (D = "0101") then








CODE <= CODE (14 downto 0) & "0";
SI <= SI + "00000001";
end if;
elsif (D = "0111") then








CODE <= CODE (14 downto 0) & "0";
SI <= SI + "00000001";
end if;




elsif (D = "1010") then


















hcode_ack <= i_outs ( 3 ) ;
hscg_err <= i_outs(2);












use IEEE. std_logic_1164 .all;
use IEEE. std extensions . all;
Written by LL_to_VHDL at Tue May 3 09:08:37
1994
Parameterized Generator Specification to VHDL
Code
LogicLib generator called: REGISTER_FILE
Passed Parameters are:
A-53








DIN1: in std_ulogic_vector (7 downto 0);
RADR1: in std_ulogic_vector (7 downto 0);
WADR1: in std_ulogic_vector (7 downto 0);









architecture rtl of huff_reg256by8 is
subtype ramword is std_ulogic_vector (7 downto
0 ) ;
type rammemory is array (255 downto 0) of
ramword;
signal ram : rammemory;
begin
REGISTER_FILE_read_Process : process ( ram, RADR1 )
variable raddrl : integer range 0 to 255;
begin
Process the read port number 1
convert address to integer






process ( DIN1 , WEI , LD1 , WADR1 )





write mode? (need both WEI and LD1 to be
high)
convert address to integer
waddr := to_Integer (
' 0 ' 4 WADR1,0);













use IEEE. std_logic_1164 .all;
use IEEE.std_logic_1164_extensions .all;
Written by LL_to_VHDL at Tue May 3 09:08:37
1994








DIN1 : in std_ulogic_vector (15 downto 0);
RADR1. in std_ulogic_vector (7 downto 0);
WADR1. in std_ulogic_vector (7 downto 0)









architecture rtl of huff_reg256byl6 is
subtype ramword is std_ulogic_vector (15 downto
0);
type rammemory is array (255 downto 0) of
ramword;
signal ram : rammemory;
begin
REGISTER_FILE_read_Process : process ( ram, RADR1 )
variable raddrl : integer range 0 to 255;
begin
Process the read port number 1
convert address to integer





D0UT1 <= ram (raddrl );
end process REGISTER_FILE_read_Process;
REGISTER_FILE_write_Process :
process (DIN1 , WEI , LD1 , WADR1 )
variable waddr : integer range 0 to 255;
variable load : std_ulogic;
begin
write mode? (need both WEI and LD1 to be
high)
convert address to integer
waddr := to_Integer (
' 0'
& WADR1,0);
load := LD1 and WEI;
if (load = '1') then
















library and use clauses
library ieee;
use ieee. std . all;
use ieee.std_logic 1164 extensions. all;
LogicLib generator called: REGISTER_FILE
Passed Parameters are:































vector (15 downto 0
huff_WADR :










vector (7 downto 0)
hcode_DOUTl :
vector (15 downto 0
hcode_SEL :
vector (0 downto 0)
acdc_data_out :


































































std_ulogic_vector ( 4 downto 0),
std_ulogic_vector ( 4 downto 0),
std_ulogic_vector ( 14 downto
std_ulogic_vector (3 downto 0),
std_ulogic_vector (7 downto 0),
std ulogic_vector (15 downto
process (hreset, clock)hloadg_process
begin










[ clock 'last_value = '0')) then
if (D = "00000") then











elsif (D = "00001") then
Q <= "00011";
i_outs <= "001010000000000";




elsif (D = "00010") then











elsif (D = "00110") then











elsif (D = "00101") then
Q <= "00111";





elsif (D = "00111") then
Q <= "01111";
i_outs <= "000010000000000";
j <= j + bits_data
- "00000001";
elsif (D = "01111") then
Q <= "01101";
i_outs <= "000010000000000";




elsif (D = "01100") then
Q <= "OHIO";




end i f ;
j <= j + "00000001";
elsif (D = "OHIO") then
Q <= "01010";
i_outs <= "000110000000000";
i <= i + "0001";
elsif (D = "01010") then







elsif (D = "01011") then








elsif (D = "01001") then







elsif (D = "01000") then







elsif (D = "11111") then
Q <= "OHIO";





elsif (D = "11110") then
Q <= "11100";
i_outs <= "000010000000001";
elsif (D = "11100") then
Q <= "11000";





elsif (D = "11000") then
Q <= "00010";
i_outs <= "000010000000000";














DCmin_WEl <= i_outs ( 9 ) ;
DCmax_WEl <= i_outs ( 8 ) ;
DCvalptr_WEl <= i_outs(7);
ACmin_WEl <= i_outs(5);
ACmax_WEl <= i_outs ( 4 ) ;
ACvalptr_WEl <= i_outs(3);
huff_LDl <= i_outs(0);
















library and use clauses
library ieee;
use ieee. std_logic_1164 . all;
use ieee. std_logic_1164_extens ions .all;
library my_packages;





















































define quant table module
Douglas A. Carpenter
18-APR-1994
architecture define_qtable_arch of define_qtable
is
signal D : std_ulogic_vector ( 4 downto 0);
signal a : std_ulogic vector (59 downto
0);
signal i_data : std_ulogic_vector (7 downto 0);
begin
sof_process : process (reset, clock)
begin
if (reset = '0' ) then






elsif ( (clock 'event) and (clock = '1') and
( clock 'last_value = *0')) then
a ( 0 ) <= ( ( D ( 3 ) =
'
1 ') and
[ D ( 2 ) =
' 1 ') and ( D ( 1 ) = ' 0 ') and ( D ( 0 ) =
'
1 ') and
(data = "00000000") ) ;
a ( 1 ) <= ( ( D ( 3 ) =
' 0 ' ) and
[ D ( 2 ) =
'
0 ') and ( D ( 1 ) = 1 ) and ( D ( 0 ) =
' 0 ') and
(data = "00000000") ) ;







1 ') and ( D ( 1 ) =
'
0 ' ) and ( D ( 0 ) = 1 ') and
(data = "01000011") ) ;
a (3) <= ((D(4) = '0') and (D(3) = '1') and
= '1') and (D(l) = '0') and (D(0) = '0') and
(qtable_addr = "000000"));
a(4)
<= ( ( D ( 4 ) =
'
1 ' ) and ( D ( 3 ) =
'
1 ' ) and
= ' 0 ) and
(qtable_addr = "000000"));
a(5) <= ( ( D ( 4 ) = '0') and ( D ( 3 ) =
' 0 ' ) and
= ' 0
'
) and ( D ( 1 ) =
'
0 ' ) and




) and ( err = 0
'
) ) ;








D(2) = '0') and (D(l) = '0
(next_ack = '0'
a (7) <= (
D(2) = '0') and (D(l) = '0
(next_ack = ' 0 '
a (8) <= (
D(2) = '1') and (D(l) = '1
(next_ack = '0'
a(9)
<= ( ( D ( 4 ) = '0')




a (10) <= ( (D(4) =
'0'
= 'ID and (D(l) = '0
(qtable_addr(l)
a(ll) <= ((D(4) =
'0'















( D ( 2 ) = '1') and ( D ( 1 ) = '0
(qtable_addr(4)
a(14) <= ((D(4) =
'0'
= '1') and (D(l) = '0
(qtable_addr (5)
a (15) <= ( (D(4) =
'0'
= '1') and (D(l) = '1
(next_ack =
' 1 '
a (16) <= (
= '0' )
(qload_ack = '1
a (17) <= (
=
'










= 0 ') and ( D ( 1 ) = '0
(next_ack =
'1'
a (20) <= ( (D(4) =
'0'
D ( 2 ) =
'
1 ') and ( D ( 1 ) = '1
(qload_ack = '0
a (21) <= ((D(4) =
'0'
D ( 1 ) = 'ID and ( D ( 0 ) = '0
(qload_ack = '1
a(22) <= (





















) and (D(0) = '1





and (err = '0')
and ( D ( 3 ) =
' 1 )




















) and (D(0) = '0
= 'I'D;
and



















































































<= ( ( D ( 4 ) =
'
1 ') and ( D ( 3 ) =
(qtable_addr(0) = '1') );
<= ((D(4) = '1') and (D(3) =
(qtable_addr(l) = 'ID );
<= ((D(4) = '1') and (D(3)
=
(qtable_addr(2) = '1'));
<= ( ( D ( 4 ) =
' 1 ' ) and ( D ( 3 ) =
(qtable_addr(3) = '1'));














<= ( (D(3) =
and ( D ( 1 ) =
'
0 ') and ( D ( 0 ) =
(next_ack = '0') );
<= ( (D(3) =
and (D(l) = '0') and (D(0) =
(data(0) = 'I'D;
<= ( ( D ( 4 ) =
'
0 ') and ( D ( 3 ) =
and ( D ( 1 ) =
'
0 ')
(qtable_req = '1') and (err =





<= ( (D(3) =
and ( D ( 1 ) =
'
0 ') and ( D ( 0 ) =
(data(l) = 'O'D;




) and ( D ( 3 ) =
and (D(0) =




1 ') ) ;
<= (
and (D(l) = '0') and (D(0) =
(data(6) = '1') and (data(0)
<= (
and (D(l) = '0') and (D(0) =
(data (6) = '0') and (data(l)




) and ( D ( 3 ) =




) and ( D ( 0 ) =
(err = 'I'D;
<= ( ( D ( 4 ) = '1') and






' 0 ') ) ;
<= ( (D(3) =




) and ( D ( 0 ) =
(data(2) = -ID);
<= ( (D(3) =
and (D(l) = '1') and (D(0)
(data (3) = '1') );
<= ( (D(3) =




) and ( D ( 0 ) -
(data (4) = '1') );
<= ( (D(3) =
and ( D ( 1 ) =
'
1 ') and ( D ( 0 )
(data(5) = '1'));
<= ( (D(3) =




<= ( (D(3) =
and (D(l) = '1') and (D(0)
(data(0) = 'I'));
<= ( (D(3) =





























































' 0 ) and



















' 0 ') and

























































(data(6) = '1') );
<= (































(err = '1' ));
<= ( ( D ( 3 ) =
'
0 ') and
) and (D(l) = '1') and
(err = '1' ) ) ;
<= (
) and ( D ( 1 ) =
' 0
'
) and ( D ( 0 ) =
'
1 ') and
(data (2) = 'I'D;
<= (





) and ( D ( 1 ) =
' 0 ' ) and ( D ( 0 ) =
' 1 ' ) and
(data (4) = 'I'D;
<= (






) and (D(l) = '0') and (D(0) =
'1'
(data(7) = '1'));







'0') and (D(l)if ( (D(3) = '1') and (D(2)





D(4) <= ((a(4) = '1') or (a(20) = '1') or
(a(29) = '1') or (a(31) = '1') or (a(32) = '1')
or (a (34) =
'1'








(a(47) = '1') or (a(48) =
'
or (a (52) =
'1'
(a(54) = '1') or (a(55) = '1') or (a(56)= '1')
or (a (57)
(a(59) = 'I'D;





(a(9) = '1') or (a(10) = '1
or (a I
or (a(14) = '1') or
or (a (
or (a(21) = '1') or
or (a
or (a(26) = '1') or
or (a I
or (a(34) = '1') or
or (a
or (a(39) = '1') or
or (a
or (a(44) = '1') or
or (a
or (a(51) = '1') or
or (a I
or (a(56) = '1') or
or (a (
or (a(36) = '1') or
'
) or (a(39) = '1')
or (a(41) = '1') or
') or (a(44) = '1')
or (a(46) = '1') or
') or (a (51) = '1')
or (a(53) = '1') or
or (a(58) = '1') or
or (a(6) = '1') or
) or (a(ll) = '1')
(12) = '1 ) or (a 13) = '1 )
(a(15) =
1'
) or a(16) = ID
19) = '1 ) or (a 20) = '1 )
(a(22) ID or a(23)
_
ID
(24) = '1 ) or (a 25) = '1 )
(a(27) ID or a(28)
_
ID
(30) = '1 ) or (a 32) = '1 )
(a(35) = ID or a(36) ID
(37) = '1 ) or (a 38) = '1 )
(a(40)
_
ID or a(41) = ID
(42) = '1 ) or (a 43) = '1 )
(a(45)
_ 1'
) or a(46) ID




ID or a(53) ID
(54) = '1 ) or (a 55) = '1 )
(a(57)
_
ID or a(58) ID
59) = '1 ));
D(2) <= ((a(l) = '1') or (a(9)
= '1') or
(a(10) = 'ID or (a(ll)
= 'ID or (a(12) = '1')
or (a(13) = '1') or (a(14) = '1')
or (a(20) = 'ID or (a(21)
= '1') or (a(32) = 'ID
or (a(35) = '1') or (a(36) = '1')
or (a(39) = 'ID or (a(40)
= '1') or (a(41) = '1')
or (a(42) = '1') or (a(43) = '1')
or (a(44) = 'ID or (a(45)
= '1') or (a(46) = '1')
or (a(47) = '1') or (a(48) = '1')
or (a(50) = '1') or (a(52)
= '1') or (a(59) =
'I'D;
D(l) <= (<a(2) = 'ID or (a(8)
= '1') or
(a(15) = '1') or (a(20) = '1') or (a(21)
= '1')
or (a(30) = 'ID or (a(31) = 'ID
or (a(32) = '1') or (a(33) = '1') or (a(34)
= '1')
or (a(37) = '1') or (a(38) = '1')
or (a(39) = '1') or (a(40)
= '1') or (a(49) = '1')
or (a(52) = '1') or (a(53) = '1')
or (a(54) = '1') or (a(55) = '1') or
(a(56)= '1')
or (a(57) = '1') or (a(58) = '1')
or (a(59) = 'I'D;
D(0) <= ((a(5) = '1') or (a(7) = '1') or
(a(16) = '1') or (a(17) = '1') or (a(18)
= '1')
or (a(19) = '1') or (a(30) = '1')
or (a (31) = 'ID or (a (32) = '1') or (a (33) = '1')
or (a(37) = '1') or (a(38) = '1')
or (a(39) = '1') or (a(41) = '1') or (a(42) = '1')
or (a(43) =
'1'
) or (a(44) = '1')
or (a(45) = '1') or (a(46) = 'ID or (a(47) = '1')
or (a(48) = '1') or (a(52) = '1')
or (a(53) = '1') or (a(54) = '1') or (a(55) = '1')
or (a(56) = '1') or (a(57) = '1')











when ((a (31) = '1') or (a (32) =
'1') or (a(34) = '1') or (a(37) = '1')
or (a(38) = '1') or (a(39) =
'ID or (a(41) = '1') or (a(42) = '1.')
or (a(43) = '1') or (a(44) =
'ID or (a(45) = '1') or (a(46) = '1')
or (a(47) = '1') or (a(48) =
'1') or (a(52) = '1') or (a(53) = '1')
or (a(54) = '1') or (a(55) =
'ID or (a(56)= '1') or (a(57) = '1')









when ((a(0) = '1') or (a(9) = '1')
or (a(10) = '1') or (a(ll) = '1')
or (a(12) = '1') or (a(13) =
'ID or (a(14) = '1')) else
'l';






when ((a(l) = '1') or (a(2) =
'1') or (a(3) = '1') or (a(5) = '1') or (a(6) =
'ID
or (a(7) = '1') or (a(8) = '1') or
(a(24) = '1') or (a(25) = '1') or (a(26) = '1')
















quant table addr counter module
Douglas A. Carpenter
19-APR-1994
library and use clauses
library ieee;




use my_packages .package_l . all;
entity qaddr is
port ( inputs
qreset in std ulogic;
inc in std ulogic;
clock in std ulogic;
o itputs
qtable addr : out std ulogic vector (5
downto 0 ) ;













architecture qaddr_arch of qaddr is
signal i_addr std_ulogic_vector
0);
signal i_ack : std_ulogic;
begin
Ql_Process : process (qreset, inc)
begin
if (qreset = '0') then
i_addr <= "000000";
elsif ((inc'event) and (inc = '1') and
line' last_value = '0')) then
i_addr <= i_addr + "000001";
end if;
end process Ql_Process;
Q2_Process process (qreset, clock)
begin






elsif ( (clock 'event) and (clock = '1') and
(clock'
last value = '0')) then
























library and use clauses
library ieee;
use ieee. std_logic_1164 .all;
use ieee. std_logic_1164_extensions . all;
library my_packages;






std_ulogic_vector (7 downto 0);
qload in std ulogic
qload ack out std ulogic
qdata out out
std ulogic vector (7 downto 0) ;
qreq in std ulogic






std_ulogic_vector (5 downto 0),
qtable_raddr














































































































































































std ulogic_vector (7 downto
(7 downto 0) ;
(7 downto 0) ;
( downto 0)
(7 downto 0) ;
(7 downto 0) ;
(7 downto 0) ;
(7 downto 0) ;
(7 downto 0) ;
(7 downto 0) ;
(7 downto 0) ;
(7 downto 0) ;
(7 downto 0) ;
(7 downto 0) ;
(7 downto 0) ;
(7 downto 0) ;
(7 downto 0),
(7 downto 0) ,
(7 downto 0) ,
(7 downto 0) ,
(7 downto 0) ,
(7 downto 0) ,
(7 downto 0) ,
(7 downto 0) ,
(7 downto 0),
(7 downto 0) ,
(7 downto 0) ,
(7 downto 0) ,
(7 downto 0) ,
(7 downto 0) ,
(7 downto 0) ,
(7 downto 0) ,
(7 downto 0) ,
(7 downto 0) ,























Qmem : process (reset, clock)
begin





















































































































































































event) and (clock = '1') and
(
clock'
last_value = '0')) then
a(0)
<= ((D(2) = '0') and ( D ( 1 ) =
'
0 ' ) and
(D(0) = '0') and (gload = '1') and (qreq = '0'));
a(l) <= ((D(2) = '0') and ( D ( 1 ) =
'
0 ) and
(D(0) = '0') and (qload = '0') and (qreq = '1'));
a(2) <= ((D(2) = '0') and (D(l) = '1') and
(D(0) = '1') and (qreq = '1'));
a(3) <= ((D(2) = '1') and
(D(0) = '0') and (qload = 'I'D;
a(4)
<= ((D(2) = '1') and (D(l) = '0') and
(D(0) = '0') );











) and (D(l) =
= '0') and (qreq
'













































































































































































































out data <= q40;
elsif (qtable raddr =
"101001"
then










out data <= "q43;
elsif (qtable raddr =
"101100"
then
out data <= q44;
elsif (qtable raddr =
"101101"
then
out data <= q45;
elsif (qtable raddr =
"101110"
then
out data <= q46;
elsif (qtable raddr =
"101111"
then
out data <= q47;
elsif (qtable raddr =
"110000"
then
out data <= q48;
elsif (qtable raddr =
"110001"
then
out data <= q49;
elsif (qtable raddr =
"110010"
then





out data <= q51;
elsif (qtable raddr =
"110100"
then
out data <= q52;
elsif (qtable raddr =
"110101"
then
out data <= q53;
elsif (qtable raddr =
"110110"
then
out data <= q54;
elsif (qtable raddr =
"110111"
then
out data <= q55;
elsif (qtable raddr =
"111000"
then
out data <= q56;
elsif (qtable raddr =
"111001"
then
out data <= q57;
elsif (qtable raddr =
"111010"
then
out data <= q58;
elsif (qtable raddr =
"111011"
then
out data <= q59;
elsif (qtable raddr =
"111100"
then
out data <= q60;
elsif (qtable raddr =
"111101"
then
out data <= q61;
elsif (qtable raddr =
"111110"
then
out data <= q62;
elsif (qtable raddr = "111111" then
out data <= q63;
else
out data <= q0;
end if;
end if;
if ((D(2) = '0') and (D(l) = '0') and (D(0)
'0') and (qload = '1') and (qreq = '0')) then
if . (qtable_addr = "000000") then
qO <= qdata_in;
elsif (qtable_addr = "000001") then
ql <= qdata_in;
elsif (qtable_addr = "000010") then
q2 <= qdata_in;
elsif (qtable_addr = "000011") then
q3 <= qdata_in;
elsif (qtable_addr = "000100") then
q4 <= qdata_in;
elsif (qtable_addr = "000101") then
q5 <= qdata_in;
elsif (qtable_addr = "000110") then
q6 <= qdata in;








































































































































































































































































D(2) <= ( (a(0) = 'ID or (a (3)
(a(4) = 'I'D;
D(l) <= ( (a(2) = 'ID or (a(3)
(a(4) = '1') or (a (5) = 'I'D;





























when ((a(3) = '1') or (a (4)
1') or (a(5) =
'1'



















library and use clauses
library mgc_portable, ieee;
use mgc_portable.qsim_logic. all;
use mgc_portable.qsim_relations . all;





























std_ulogic_vector (5 downto 0);
LoadToDeqRADRl
std_ulogic_vector (5 downto 0);
LoadToDeqDOUTl
std_ulogic_vector (7 downto 0);
DeqToIDCT_DINl
std_ulogic_vector (15 downto 0);
DeqToIDCT_WADRl































architecture dequantize_arch of dequantize is
signal D : std_ulogic_vector ( 3 downto
0);
signal Q . std_ulogic_vector (3 downto
0);
subtype ramword is std_ulogic_vector ( 6 downto
0 ) ;
type rammemory is array (63 downto 0) of
ramword;
signal ZigZagRam : rammemory;








integer range 0 to 7;
integer range 0 to 7;
integer range 0 to 63;
integer range 0 to 63;

















event ) and (clock =
( clock 'last_value = '0')) then


























































































































































































































































elsif (D = "0001") then




elsif (D = "0011") then
ziggedaddr <=
To_Integer( ZigZagRam (unzigaddr ) ) ;
Q <= "0010";
i_outs <= "0000";
elsif (D = "0010") then
if (qreq_ack = '0') then
Q <= "0110"; qreq ready
i_outs <= "0010";
else




elsif (D = "0110") then
if (qreq_ack = '1') then




Q <= "0110"; wait
i_outs <= "0010";
end if;
elsif (D = "0100") then
if (qreq_ack = '0') then





Q <= "0100"; wait
i_outs <= "0000";
end if;
elsif (D = "0101") then





elsif (D = "0111") then
Q <= "1111";
i_outs <= "0100";
i_data <= To_StdUlogicVector (int_data, 16) ;
elsif (D = "1111") then
Q <= "1101"; do write
i_outs <= "1100";
elsif (D = "1101") then





j <= j + i;
i_outs <= "0000";
Q <= "0001";
end i f ;
elsif (D = "1100") then
if (i = 7) then
i <= 0;
i_outs <= "0001";








elsif (D = "1000") then


















do_dequant_ack <= i_outs ( 0 ) ;
DeqToIDCT_LDl <= i_outs(2);
DeqToIDCT_WEl <= i_outs ( 3 ) ;
LoadToDeqRADRl <=
To_StdUlogicVector ( ziggedaddr, 6 ) ;
qtable_raddr <=
To_StdUlogicVector (ziggedaddr, 6) ;
DeqToIDCT_WADRl <=








Purpose : A general purpose 16 bit register
Author . Douglas A. Carpenter
Created : 23-APR-1994
Revised :
library and use clauses
library ieee;
use ieee. std_logic_1164 . all;

































architecture regl6_arch of regl6 is
signal i_data : std_ulogic_vector (15 downto
0);
begin
reg process process (reset, clock)
begin
if (reset = '0') then
i_data <= "0000000000000000";
elsif ( (clock 'event) and (clock
= 'ID and
( clock 'last_value = '0')) then




















A general purpose 16 bit register
Douglas A. Carpenter
26-MAY-1994
library and use clauses
library ieee;
use ieee. std_logic_1164 . all;
use ieee.std_logic_1164_extensions .all;
library my_packages;
































architecture reg32_arch of reg32 is
signal i_data : std ulogic vector (31 downto
0);
begin
reg_process process (reset, clock)
begin
if (reset = '0') then
i_data <=
"00000000000000000000000000000000";
elsif ( (clock 'event) and (clock = '1') and
( clock 'last_value = '0')) then


















Find Start of Scan
Douglas A. Carpenter
27-APR-1994
library and use clauses
library mgc_portable, ieee;
use mgc_portable.qsim_logic. all;
use mgc_portable.qsim_relations . all;
use ieee. std_logic_1164 . all;
use ieee. std_logic_1164_extens ions .all;
library my_packages;









































































































Find start of scan module
Douglas A. Carpenter
27-APR-1994
f ind_sos_arch of find_sos is



























































fsos_process : process (reset, clock)
begin

































































































































'event) and (clock = '1') and
=
' 0 ' ) ) then
) =
'




















and (next_ack = '0'));




) and ( D ( 2 ) =
'
1 ')

















































































' 0 ' ) ) ;
[(D(3) = '1') and (D(2) = '0') and
and (D(0) = '0') and (data =
and (next_ack = '0'));
( ( D ( 3 ) = '1') and ( D ( 2 ) =
'
1 ') and
and (D(0) = '0') and (htable_ack =
and (table_err = '0'));
((D(3) = '0') and (D(2)
= '0') and
and (find_sos_req =
and (next_ack = '0') and (err =
((D(3) = '1') and (D(2) = '1') and
and (htable_ack = '1')
and (table_err = '0'));
( ( D ( 3 ) =
' 0 ') and




((D(3) = '1') and (D(2) = '0') and




((D(3) = 'ID and (D(2) = '0') and




((D(3) = '1') and (D(2) = '0') and
and (D(0) = '0') and (data (3) = '0')
and (next_ack = '0'));
((D(3) = '1') and (D(2) = '0') and
and (D(0) = '0') and (data(4) = '0')
and (next_ack = '0'));





and (D(0) = '0') and (data(5) = 'ID
and (next_ack = '0'));
( ( D ( 3 ) = '1') and ( D ( 2 ) =
'
0 ' ) and
and (D(0) = '0') and (data(6) = '0')
and (next_ack = '0'));





and (D(0) = '0') and (data (7) = '0')
and (next_ack = '0'));
( ( D ( 3 ) =
' 0 ') and ( D ( 2 ) =
'
1 ' ) and
and (D(0) = '0') and (next_ack =
( ( D ( 3 ) =
'





and (D(0) = '0') and (data(0) = '1')
and (next_ack = '0'));
((D(3) = '0') and (D(2) = '0') and




((D(3) = '1') and (D(2) = '0') and
and (D(0) = '1') and ( isr_latch_ack =
((D(3) = '1') and (D(2) = '0') and
and (D(0) = '0') and (isr_latch_ack =









and (D(0) = '1') and (data(0) = '0')
and (next_ack = '0'));




) and ( D ( 2 ) =
'
0 ') and
and (D(0) = '1') and (data(l) = '0')
and (next_ack = '0'));
( (D(3) = '0') and (D(2) =
'0'
) and
and (D(0) = '1') and (data(3) = '0')
and (next_ack = '0'));




) and ( D ( 2 ) =
'
0 ' ) and
and (D(0) = '1') and (data (4) = '0')
and (next_ack = '0'));
((D(3) = '0') and (D(2) = '0') and
and (D(0) = '1') and (data(6) = '0')
and (next_ack = '0'));
((D(3) = '0') and (D(2) = '0') and
and (D(0) = '1') and (data(7) = '0')























































































( ( D ( 3 ) =
'
0 ' ) and ( D ( 2 ) = 'ID and
and (next_ack =
((D(3) = '0') and (D(2) = '0') and
and (D(0) = '1') and (data (2) = '0')
and (next_ack = '0'));
[ ( D ( 3 ) = 0 ') and ( D ( 2 ) = 0
'
) and
and (D(0) = '1') and (data(5) = '0')
and ( next_ack = ' 0 ') ) ;









and (next_ack = '1')
and (err = '0' ) ) ;




and (D(0) = '0') and (next_ack =
( ( D ( 3 ) =
'




and (D(0) = '1') and (qtable_ack =
( ( D ( 3 ) = 1 ') and ( D ( 2 ) =
' 1 ') and
and (D(0) = '0') and (htable_ack =









and (qtable_ack = '0')
and (table_err = '0'));
((D(3) = '0') and (D(2) = '1') and
and (data (5) = '1')
and (next_ack = '0'));









and (data (6) = '0')
and (next_ack = '0'));
((D(3) = '0') and (D(2) = '1') and
and (data (7) = '0')
and (next_ack = '0'));
((D(3) = '1') and (D(2) = '1') and
and (D(0) = '0') and (htable_ack =
((D(3) = '0') and (D(2) = '1') and
and (data(O) = '1')
and (next_ack = '0'));
((D(3) = '0') and (D(2) = '1') and
and (data(l) = '1')
and (next_ack = '0'));




) and ( D ( 2 ) =
'
1 ') and
and (data (2) = '0')
and (next_ack = '0'));
((D(3) = '0') and (D(2) = '1') and
and (data (3) = '1')
and (next_ack = '0'));
((D(3) = '0') and (D(2) = '1') and
and (data (4) = '1')
and (next_ack = '0'));
( ( D ( 3 ) = '1') and ( D ( 2 ) =
' 1 ') and
and (D(0) = '0') and (table_err =










and ( err = 1 ') ) ;
( (D(3) = '0') and




((D(3) = '0') and (D(2)
= '1') and
and (D(0) = '0'));
((D(3) = '0') and (D(2)
= '0') and




) and ( next_ack =
( ( D ( 3 ) =
'














and (D(0) = '1') and (find_sos_req =
((D(3) = '0') and (D(2) = '0') and
and ( D ( 0 ) =
' 0 ' ) and ( err = 'I'D;
a51 <= ((D(3) = 'ID and (D(2)
= 'ID and
(D(l) = '1') and (D(0)
= '1') and (qtable_ack =
'I'D;
a52 <= ( (D(2)
= '1') and
(D(l) = '0') and (D(0)
=
*
1') and ( find_sos_req
'I'll;
a53 <= ((D(3) = '1') and (D(2)
= '0') and
(D(l) = 'O'D;
a54 <= ( (D(3) =
'0'
) and
(D(l) = '0') and (D(0)
= '1') and (err = '1'));
a55 <= ((D(3) = '0') and (D(2)
= 'ID and
(D(0) = '1') and (table_err
= 'I'D;
D(3) <=









al = '1') or
1') or (a30 =
or (a35 =
'1'
a38 = '1') or
or (a40 =
'1'
a43 = '1') or
or (a48 =
'1'
a51 = '1') or
or (a53 =
'1'
D(2) <= ( (al = '1') or
'1'
) or (a7 = '1') or (al9 =
or (a33 =
'1'
(a46 = '1') or (a48 = '1') or
or (a52 =
'1'
aO = '1') or




a33 = '1') or
or (a35 =
'1'
a38 = '1') or
or (a40 =
'1'
a47 = '1') or
or (a49 =
'1'
a2 = '1') or














a27 = '1') or
or (a29 =
'1'
a33 = '1') or






a54 = '1') or
D(l) <= (
'1') or (a6 =
'
(a30 = '1') or
(a37 = 'ID or
(a42 = '1') or
D(0) <=
'ID or (a8 =
a3 =
'1'
) or (a4 =
1'


















) or (a6 =







a2 = '1') or (a3 =







or (a36 = '1') or
a39 = '1')




or (a51 = 'I'D;
a3 =
'1'
) or (a5 =













or (a31 = '1') or
a43 = '1')
or (a45 = '1' ) or
a49 = '1')







(a20 = '1') or
(a25 = '1') or
(a32 = '1') or







find_sos_ack <= '1' when !(a3 = '1') or (a4 9 =
'1'
) ) else '0';
find_sos_err <= '1' when ((al9 = '1') or (a52 =
'1')) else '0';
next_req
<= '1' when ((aO = '1') or (a5 = '1')
or (a8 = '1') or (a9 = '1') or (alO = '1')
or (all = '1') or (al2 = '1') or (al3
= '1') or (al4 = '1') or (al6 = '1')
or (al7 = '1') or (a20 = *1') or (a21
= '1') or (a22 = '1') or (a23 = '1')
or (a24 = '1') or (a25 = '1') or (a27
= '1') or (a28 = '1') or (a31 = '1')
A-68
'0';
or (a32 =!') or (a45 = 'I'D else
isr_latch <= '1' when ((al8 = '1') or (a43 =
'ID or (a44 = '1' ) or (a50 = '1' )




isr_data_in <= "01100110" when ( (al8 = 'ID or
(a43 = '1') or (a44 = '1') or (a50 = '1')






when ((a2 = '1') or (a33 =
'1')) else '0';
htable_req <= '1' when ((al = '1') or (a4 =
'1')) else '0';












library and use clauses
library ieee;
use ieee. std_logic_1164 . all;




















































std_ulogic_vector (3 downto 0)
std_ulogic_vector (3 downto 0)













event ) and (clock = '1') and
[ clock 'last_value = '0')) then
if (D = "0000") then










elsif (D = "0001") then
if (computeNumMCUsack = '1') then




Q <= "0001"; waiting for ack
i_outs <= "00010";
end if;
elsif (D = "0011") then
if (computeNumMCUsack = '0') then
Q <= "0101"; ack dropped
back to 0
i_outs <= "10000"; send out
decode scan header
else




elsif (D = "0101") then
if ( (decode_scan_header_ack = '1') and
(decode_scan_header_err = '0')) then
Q <= "0111";
i_outs <= "00000";







elsif (D = "0111") then







elsif (D = "0010") then












elsif (Q = "0110") then
if (scancomplete = '0') then








elsif (Q = "0100") then
if (decode_scan = '0') then
Q<= "0000"; decode scan
signal turned off, back to start
i_outs <= "00000";
else
Q <= "0100"; wait for signal
to return to off
i_outs <= "01000";
end if;
elsif (Q = "1111") then error
condition
if (decode_scan = '0') then
Q<= "0000"; decode scan

















computeNumMCUs <= i_outs ( 1 ) ;
startscan <= i_outs(0);
decode_scan_header <= i_outs(4);














library and use clauses
library ieee;
use ieee. std_logic_1164 . all;





























decode scan header ack






















signal D : std_ulogic_vector (2 downto 0)
signal Q std_ulogic_vector (2 downto 0)
signal i_outs : std_ulogic_vector (3 downto 0)
begin
dscanh_process : process (reset, clock)
variable len_cntr : std_ulogic_vector (3








elsif ( (clock 'event) and (clock = '1') and
[ clock 'last_value = '0')) then
if (D = "000") then








elsif (D = "001") then

















elsif (D = "Oil") then
if ((next_ack= '0') and (err='0'D then
Q <= "010";
i_outs <= "1000";





next byte is ready
i_outs <= "0000";
end if;
elsif (D = "010") then











elsif (D = "110") then





































<= i_outs ( 3 ) ;
isr_latch <= i_outs(2);
decode_scan_header_ack <= i_outs(l);
decode scan header err <= i outs(0);













use IEEE. std_logic_1164 .all;
use IEEE. std logic all;
Written by LL_to_VHDL at Tue May 3 09:08:37
1994
Parameterized Generator Specification to VHDL
Code
LogicLib generator called: REGISTER_FILE
Passed Parameters are:








DIN1: in std_ulogic_vector (7 downto 0);
RADR1: in std_ulogic_vector (7 downto 0);
WADR1 : in std_ulogic_vector (7 downto 0);













Used for the storage of huffman vals
architecture rtl of huff2_reg256by8 is
subtype ramword is std_ulogic_vector (7 downto
0);
type rammemory is array (255 downto 0) of
ramword;
signal ram : rammemory;
begin
REGISTER_FILE_read_Process : process ( ram, RADR1 )
variable raddrl : integer range 0 to 255;
begin
Process the read port number 1
convert address to integer
raddrl := to_Integer (
' 0 ' 4 RADR1,0);
DOUT1 <= ram (raddrl);
end process REGISTER_FILE_read_Process;
REGISTER_FILE_write_Process :
process (DIN1,WE1,LD1,WADR1, reset, acdc)
variable waddr : integer range 0 to 255;
variable load : std_ulogic;
begin
if (reset = '0' ) then


































































































































































































































































































































































































To_StdUlogicVector ( 231 , 8 )
To_StdUlogicVector ( 232, 8












mode? (need both WEI and LD1 to
convert address to integer









ram (waddr) <= DIN1;
end if;



















































use IEEE. std_logic_1164. all;
use IEEE. std .all;
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Parameterized Generator Specification to VHDL
Code
LogicLib generator called: REGISTER_FILE
Passed Parameters are:



















std_ulogic_vector (3 downto 0),













architecture rtl of huff_regl6byl6 is
subtype ramword is std_ulogic_vector (15 downto
0);
type rammemory is array (15 downto 0) of
ramword;
signal ram : rammemory;
begin
REGISTER_FILE_read_Process: process (ram,RADRl |
variable raddrl : integer range 0 to 15;
begin
Process the read port number 1
convert address to integer
raddrl := to_Integer (
'
0 ' 4 RADR1,0);
DOUT1 <= ram (raddrl);
end process REGISTER FILE read Process;
REGISTER_FILE_write_Process :
process (DIN1,WE1,LD1,WADR1, reset, acdc,minmax
variable waddr integer range 0 to 15
















ram( 4 ) <=
ram( 5) <=
ram( 6) <=































































To_StdUlogicVector ( 502 , 16 )
To_StdUlogicVector (1014,16)
To_StdUlogicVector (2038, 16)




















To_StdUlogicVector( 32704, 16) ,
e mode? (need both WEI and LD1 to
convert address to integer
waddr := to_Integer (
' 0 ' 4 WADR1,0)
load := LD1 and WEI;
if (load = '1') then
































ram ( 6 ) <=
rami 7) <=
rami 8) <=



































use IEEE. std all;
use IEEE. std logic_1164_extensions.all;
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Parameterized Generator Specification to VHDL
Code
LogicLib generator called: REGISTER_FILE
Passed Parameters are:








DIN1: in std_ulogic_vector (7 downto 0);
RADR1 : in std_ulogic_vector (3 downto 0);
WADR1 : in std_ulogic_vector (3 downto 0);
DOUT1: out std_ulogic_vector (7 downto 0)
LD1,WE1: in std_ulogic;
reset : in std_ulogic;












holds huffman val ptrs
architecture rtl of huff_regl6by8 is
subtype ramword is std_ulogic_vector (7 downto
0);
type rammemory is array (15 downto 0) of
ramword;
signal ram : rammemory;
begin
REGISTER_FILE_read_Process : process ( ram, RADR1 )
variable raddrl : integer range 0 to 15;
begin
Process the read port number 1
convert address to integer





DOUT1 <= ram (raddrl);
end process REGISTER_FILE_read_Process;
REGISTER_FILE_write_Process :
process (DIN1 , WEI , LD1 , WADR1 , reset, acdc )
variable waddr : integer range 0 to 15;
variable load : std_ulogic;
begin
if (reset = '0') then
if (acdc = '0') then 0 is
for DC tables
ram(0) <= To_StdUlogicVector ( 0, 8)
0
ram(l) <= To_StdUlogicVector ( 0, 8) ,
0
ram(2) <= To_StdUlogicVector ( 0, 8 ) ,
0



















<= To_StdUlogicVector (6, 8 ) ;
ram(5) <= To_StdUlogicVector (7, 8) ;
ram( 6) <= To_StdUlogicVector (8, 8 ) ;
ram(7) <= To_StdUlogicVector ( 9, 8 )
ram(8) <= To_StdUlogicVector (10, 8)
ram(9) <= To_StdUlogicVector (11, 8 )
ram(10) <= To_StdUlogicVector ( 0, 8 )
ram(ll) <= To_StdUlogicVector (0, 8)
ram (12) <= To_StdUlogicVector (0, 8 )
ram(13) <= To_StdUlogicVector ( 0, 8 )
ram(14) <= To_StdUlogicVector ( 0, 8)




<= To_StdUlogicVector ( 0, 8
ram(l)
<= To_StdUlogicVector (0, 8
ram( 2) <= To_StdUlogicVector (0, 8
ram(3) <= To_StdUlogicVector (2, 8
ram(4) <= To_StdUlogicVector (3, 8
ram(5) <= To_StdUlogicVector ( 6, 8
ram(6)









<= To_StdUlogicVector (15, 8)
ram(9)
<= To_StdUlogicVector (18, 8)
ram(10)
<= To_StdUlogicVector (23, 8)
ram(ll)
<= To_StdUlogicVector (28, 8)
ram(12)
<= To_StdUlogicVector (32, 8 )
32
ram(13)
<= To_StdUlogicVector ( 0, 8 ) ;
0
ram(14)
<= To_StdUlogicVector ( 0, 8) ;
0




write mode? (need both WEI and LD1 to
be high)
convert address to integer




4 WADR1 , 0 ) ;
















library and use clauses
library ieee;
use ieee. std_logic_1164 . all;
use ieee. std logic_1164_extensions. all;
library my_packages;













std_ulogic_vector (15 downto 0);
y_data
std_ulogic_vector (15 downto 0);
numMCUs_in



















compute number of MCUs to decode
Douglas A. Carpenter
26-MAY-1994








std_ulogic_vector (2 downto 0);
std_ulogic_vector (2 downto 0);
: std_ulogic_vector (1 downto
std_ulogic_vector (31 downto
COMPONENT; wrapirte_MCUs
dscan_process : process (reset, clock)
variable width : std_ulogic_vector (15
downto 0 ) ;
variable height : std_ulogic_vector (15
downto 0 ) ;
begin







elsif ( (clock 'event) and (clock = '1') and
( clock 'last_value = '0')) then
if (D = "000") then














width := x_data(15 downto 3) 4 "000";
if ![x_data(2) = '1') or (x_data(l) = '1')
or (x_data(0) = '1')) then
width := width + "1000";
end if;




height := y_data(15 downto 3) 4 "000";
if |(y_data(2) = '1') or (y_data(l) = '1')
or (y_data(0) = '1')) then
height := height + "1000";
end if;






height := "000" 4 height (15 downto 3);
elsif (Q = "110") then
Q <= "100";
i_outs <= "00";
i_data <= width * height;
elsif (Q = "100") then
Q <= "101";
i_outs <= "01";
elsif (Q = "101") then
Q <= "111";
i_outs <= "10";
elsif (Q = "111") then
























use IEEE. std_logic_1164. all;
use IEEE.std_logic_1164_extensions . all;
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Parameterized Generator Specification to VHDL
Code
LogicLib generator called: REGISTER_FILE
Passed Parameters are:








DIN1 : in std_ulogic_vector (7 downto 0);
RADR1 : in std_ulogic_vector (5 downto 0);
WADR1 . in std_ulogic_vector (5 downto 0);
DOUT1 : out std_ulogic_vector (7 downto 0);
LD1 in std_ulogic;
WEI : in std_ulogic;







architecture rtl of mem64by8 is
subtype ramword is std_ulogic_vector (7 downto
0);
type rammemory is array (63 downto 0) of
ramword;
signal ram : rammemory;
begin
REGISTER_FILE_read_Process: process (ram, RADR1 )
variable raddrl : integer range 0 to 63;
begin
Process the read port number 1
convert address to integer









variable waddr : integer range 0 to 63;
variable load : std_ulogic;
begin





































ram 18 <= "00000000"
ram 19 <= "00000000"
ram 20 <= "00000000"
ram 21 <= "00000000"
ram 22 <= "00000000"
ram 23 <= "00000000"
ram 24 <= "00000000"
ram 25 <= "00000000"
ram 26 <= "00000000"
ram 27 <= "00000000"
ram 28 <= "00000000"
ram 29 <= "00000000"
ram 30 <= "00000000"
ram 31 <= "00000000"
ram 32 <= "00000000"
ram 33 <= "00000000"
ram 34 <= "00000000"
ram 35 <= "00000000"
ram 36 <= "00000000"
ram 37 <= "00000000"
ram 38 <= "00000000"
ram 39 <= "00000000"
ram 40 <= "00000000"
ram 41 <= "00000000"
ram 42 <= "00000000"
ram 43 <= "00000000"
ram 44 <= "00000000"
ram 45 <= "00000000"
ram 46 <= "00000000"
ram 47 <= "00000000"
ram 48 <= "00000000"
ram 49 <= "00000000"
ram 50 <= "00000000"
ram 51 <= "00000000"
ram 52 <= "00000000"
ram 53 <= "00000000"
ram 54 <= "00000000"
ram 55 <= "00000000"
ram 56 <= "00000000"
ram 57 <= "00000000"
ram 58 <= "00000000"
ram 59 <= "00000000"
ram 60 <= "00000000"
ram 61 <= "00000000"
ram 62 <= "00000000"
ram 63 <= "00000000"
else
writ e mode? (n
be high)
convert address to integer
waddr := to_Integer (
' 0 ' 4 WADR1,0);
load := LD1 and WEI;
if (load = '1' ) then










use IEEE. std_logic_1164. all;
use IEEE.std_logic_1164 extensions. all;
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Parameterized Generator Specification to VHDL
Code
LogicLib generator called: REGISTER_FILE
Passed Parameters are:








: in std_ulogic_vector (15 downto 0)
in std_ulogic_vector (5 downto 0);
in std_ulogic_vector (5 downto 0);

















architecture rtl of mem64byl6 is
subtype ramword is std_ulogic_vector (15 downto
0);
type rammemory is array (63 downto 0) of
ramword;
signal ram : rammemory;
begin
REGISTER_FILE_read_Process : process ( ram, RADR1 )
variable raddrl : integer range 0 to 63;
begin
Process the read port number 1
convert address to integer
raddrl := to_Integer (
' 0'
4 RADR1,0);
D0UT1 <= ram (raddrl);
end process REGISTER_FILE_read_Process;
REGISTER_FILE_write_Process :
process (DIN1 , WEI , LD1 , WADR1 ,mempreset )
variable waddr : integer range 0 to 63;
variable load : std_ulogic;
begin
if (mempreset = '0') then

























































































write mode? (need both WEI and LD1 to
convert address to integer
waddr := to_Integer (
' 0'
4 WADR1,0);
load := LD1 and WEI;
























ram( 4 4 <=
rami 4 5 <=






































































library and use clauses
library ieee;
use ieee. std_logic_1164 . all;
use ieee. std_logic_1164_extensions. all;
library my_packages;




































architecture load_coeff_arch of load_coeff is
signal D : std_ulogic_vector ( 3 downto 0);
























load_process : process (reset, clock)
variable numMCU : std_ulogic_vector (31
downto 0 ) ;
begin











elsif ( (clock 'event) and (clock = '1') and
( clock 'last_value = '0')) then
0. Send not_full ->
if (D = "0000") then



















1. Check if all MCU's have been
loaded












Q <= "0011"; do next MCU
i_afull <= N0T_FULL;
end if;
2. Wait for done unloading
elsif (D = "0011") then check if A
buffer is empty
if ( a_empty_right = DONE_UNLOADING) then
Q <= "1111"; got done_unloading
iload <= ' 1 ' ;
i_afull <= N0T_FULL;
else
Q <= "0011"; still waiting for
done_unloading, stay at this step




elsif. (D = "1111") then
if (do_load_ack = '0') then
Q <= "0010"; ready to load,
therefore load





Q <= "1111"; wait till ready





elsif (D = "0010") then
if (do_load_ack = '1') then
Q <= "0110"; load has acked,









4. Send full ->
elsif (D = "0110") then
if (do_load_ack = '0') then
Q <= "0100"; load complete
i_afull <= FULL; signal that





Q <= "0110"; load complete ack




5. Wait for unloading 6. Send
not_full -> 7. Go to step #2
elsif (D = "0100") then
if (a_empty_right = UNLOADING) then
Q <= "0001"; wait until next unit
signals started to unload
i_afull <= NOT_FULL;
else




elsif (D = "1010") then
if (startscan = '1') then
Q <= "1010"; wait until








Q <= "0000"; wait until




































library and use clauses
library ieee;
use ieee. std_logic_1164 .all;
use ieee.std_logic_1164_extensions. all;
library my_packages;



















































architecture dequant_coeff_arch of dequant_coeff
is
signal D . std_ulogic_vector (3 downto
0);
signal Q : std_ulogic_vector (3 downto
0);
signal i_comp : std_ulogic;
signal i_aempty_left : std_ulogic;
signal i_afull_right : std_ulogic;
signal i_outs : std_ulogic_vector (0













; ok to fill
begin











elsif ( (clock 'event) and (clock
= '1') and
(clock' last_value = '0')) then
if (D = "0000") then
if (startscan = '0') then










Q <= "0001"; got start
scan signal, start
dequantization process
i aempty_left <= DONEJJNLOADING;
i_outs <= "0";
end if;
elsif (D = "0001") then
if (load_coeff_complete
= '1') then










if ( (a_full left
= FULL) and
(a_empty_right = DONEJJNLOADING) ) then
Q <= "0011";
data
ready to load, out buffer empty
i_aempty_left <= UNLOADING;
signal buffer not empty
i_afull_right <= NOT_FULL;













signal buffer not empty
i_afull_right <= NOT_FULL;
signal that data is not loaded at output
i_outs <= "0";
elsif (D = "1011") then
if (a_full left = NOT_FULL) then
Q <= "1111";
i_aempty_left <= UNLOADING;
signal buffer not empty
i_afull_right <= NOT_FULL;





signal buffer not empty
i_afull_right <= NOT_FULL;
signal that data is not loaded at output
i_outs <= "0";
end if;
elsif (D = "1111") then
if ( (do_dequant_ack
= '0') and
(do_dequant_unload_ack = '0')) then
Q <= "1001";




i_outs <= "0"; wait till do
dequant is ready
end if;












end i f ;
elsif (D = "1101") then
if ( (do_dequant_ack
= '1') and







elsif (D = "1100") then
if ( (do_dequant_ack = '0') and








elsif (D = "0010") then





signal that data is loaded at output
i_outs <= "0";
elsif (D = "0110") then
if (a_empty_right= DONEJJNLOADING) then




i_afull_right <= FULL; signal
that data is not loaded at output
i_outs <= "0";
elsif (a_empty_right= UNLOADING) then
Q <= "0100"; signals acked,










i_afull_right <= FULL; signal
that data is not loaded at output
i_outs <= "0";
end if;
elsif (D = "0100") then












signal that data is not loaded at output
i_outs <= "0";
end if;
elsif (D = "1010") then
if (startscan ='1') then



















































library and use clauses
library ieee;
use ieee. std . all;
use ieee. std ens ions. all;
library my_packages;































































downto 0 ) ;
constant FULL
'













idct_process : process (reset, clock)
begin








elsif ( (clock 'event) and (clock = '1') and
( clock 'last_value = '0')) then
1. Send <- done_unload and
not_full ->
if (D = "0000") then















2. Wait for ->full and
done_unload<-
elsif (D = "0001") then
if (dequant_coeff_complete = '1') then










3. Got -> full and
done_unloading
<-
if ( (a_full_left = FULL) and
(a_empty_right= DONEJJNLOADING) ) then
Q <= "0011"; data ready to




signal that data is not loaded at output
i_outs <= "0";
else





4 . Send <-unloading and
not_full
<-
elsif (D = "0011") then
Q <= "1011"; unload/load
i_aempty_left <= UNLOADING;
signal buffer not empty
i_afull_right <= NOT_FULL;
signal that data is not loaded at output
i_outs <= "0"; signal to do
IDCT
5. Wait for ->not full
elsif (D = "1011") then
if (a_full left = NOT_FULL) then








elsif (D = "1111") then
if ( (do_IDCT_done_ack = '0') and
(do_IDCT_unload_ack = '0')) then













elsif (D = "1101") then










elsif (D = "1110") then
if ( (do_IDCT_done_ack = '1') and
(do_IDCT_unload_ack = '1')) then












elsif (D = "1010") then
if ( (do_IDCT_done_ack = '0') and
(do_IDCT_unload_ack = '0')) then










11. Send full ->
elsif (D = "0010") then




i_afull_right <= FULL; signal
that data is loaded at output
i_outs <= "0";
elsif (D = "0110") then
A-82
if (a_empty_right= DONEJJNLOADING) then




i_afull_right <= FULL; signal
that data is not loaded at output
i_outs <= "0";
elsif ( a_empty_right= UNLOADING) then
Q <= "0100"; signals acked,










i_afull_right <= FULL; signal
that data is not loaded at output
i_outs <= "0";
end if;
elsif (D = "0100") then
if (a_empty_right = DONEJJNLOADING) then











signal that data is not loaded at output
i_outs <= "0";
end if;
elsif (D = "1000") then
if (startscan ='1') then






































do IDCT <= i outs(0);










library and use clauses
library ieee;
use ieee. std . all;






















std_ulogic_vector (5 downto 0);
DeqToIDCTJDOUTl
std_ulogic_vector (15 downto 0);
IDCT_ToUnload_DINl
std_ulogic_vector (7 downto 0);
IDCT_ToUnload_WADRl



































: time := 15 ns;
A-83
is integer rangesubtype ramword
32768 to 32768;
type rammemory is array (63 downto 0)
of ramword;
subtype iramword is integer range 0 to
255;










real range 0.0 to
real range 0.0 to

























load addr <= "000000";
wait for Ins;
wait until ((reset = '0') or (do_idcf event) ) ;




report "waiting until reset complete in
IDCT"
severity NOTE;
wait until (reset = 'ID;
assert FALSE
report "reset complete in
IDCT"
severity NOTE;












LoadLoop : while (NUMBER < 64) loop
tmp := To_Integer (DeqToIDCTJDOUTl ) ;




load_addr <= load_addr + "000001";
wait for i_delay;
NUMBER := NUMBER + 1;









Yloop : while (y < 8) loop
x := 0;
wait for i_delay;




Uloop : while (u < 8) loop
wait for i_delay;
a :=
cosl ( ( (2.0*REAL(x) ) +1 . 0) *REAL (u) *pi ) /16. 0 ) ;






sum := sum + REAL(ram( (y*8)+u) ) *Cu*a;
wait for i_delay;







:= INTEGER! ftmp) ;
wait for i_delay;


















Vloop . while (v < 8) loop
wait for i_delay;
b : =
cos( ( ( (2.0*REAL(y) ) +1 . 0 ) *REAL (v) *pi ) /16. 0 ) ;






sum := sum + REAL (sss ( (v*8 )+x) ) *Cv*b;
wait for i_delay;




ftmp := (sum/4.0) + 128.0; also
level shift
wait for i_delay;
if (ftmp < 0.0) then
ftmp := 0.0;
















unload IDCT data to next buffer
load_addr <= "000000";
for y in 0 to 7 loop
for x in 0 to 7 loop
i_data <=












wait for 15 ns;
i_outs <= "0011";




























library and use clauses
library ieee;
use ieee. std_logic_1164 . all;
use ieee. std_logic_1164_extensions . all;
library my_packages;























































std ulogic : =
'1'
std ulogic : =
'0'
std ulogic : =
'1'












unload_process process (reset, clock)
begin
if (reset = 'OD then
Q <= "0000";
i_comp <=
' 0 ' ;
i_aempty <= DONEJJNLOADING;
i_outs <= "0";
elsif ( (clock 'event) and (clock = '1') and
( clock 'last_value = '0')) then
1. Send done_unloading <-
if (D = "0000") then














2. wait for -> full
elsif (D = "0001") then
if (idct_coeff_complete = '1') then












if (a_full left = FULL) then









4 . Send unloading
elsif (D = "0011") then
Q <= "1110"; unload
i_aempty <= UNLOADING;
5. Wait for not_full
elsif (D = "1110") then
if (a_full_left = NOT_FULL) then
Q <= "1111"; 6. got
not_full
else




elsif (D = "1111") then
if (do_unload_ack = '0') then








elsif (D = "1101") then











elsif (D = "1100") then
if (do_unload_ack = '0') then
Q <= "0010"; do unload ack







elsif (D = "0010") then
Q <= "0001"; done
unloading
i_aempty <= DONEJJNLOADING;
go to wait for full signal to drop
elsif (D = "1010") then
if (startscan = '1') then
Q <= "1010"; wait for ack
i_comp <=








































library and use clauses
library ieee;
















std_ulogic_vector (5 downto 0);
IDCT_ToUnload_DOUTl











































unload_process : process (reset, clock)
begin




elsif ( (clock 'event) and (clock = 'ID and
( clock 'last_value = '0')) then
if (D = "0000") then









elsif (D = "0001") then
Q <= "0011";
i_outs <= "00";




elsif (D = "0010") then







elsif (D = "0110") then







elsif (D = "0100") then







elsif (D = "0101") then
i_radr <= i_radr + "000001";
Q <= "0111";
i_outs <= "00";
elsif (D = "0111") then







elsif (D = "1000") then

















IDCT_ToUnload_RADRl <= i_radr ( 5 downto 0)
do_unload_ack <= i_outs ( 0 ) ;












library and use clauses
library ieee;
use ieee. std_logic_1164 . all;
use ieee.std ens ions .all;
library my_packages;
use my_packages.package_l . all;
entity do load coeff is
port (
inputs
clock in std ulogic,
reset : in std ulogic.
do load in std ulogic,
do load ack : out std ulogic,
loadDC : out std ulogic,
loadDC ack : in std ulogic.
loadAC out std ulogic.
loadAC ack : in std ulogic
end do load coeff;
COMPONENT: ;; : k> load coeff
DESCRIPTION: (ardHteeture>;::
Purpose : do load coeff module
Author : Douglas A. Ca rpenter
Created : 27-MAY-1994
Revised





std_ulogic_vector (2 downto 0);
std_ulogic_vector (2 downto 0);
std_ulogic_vector (2 downto 0),
doload_process : process (reset, clock)
begin
if (reset = '0') then
Q <= "000";
i_outs <= "000";
elsif ( (clock 'event) and (clock = '1') and
( clock 'last_vaiue = '0')) then
if (D = "000") then
if (do_load = '0') then









elsif (D = "001") then
if (loadDC_ack = '0') then




Q <= "011"; got load DC ack,
go to wait for loadDCack to turn off
i_outs <= "000";
end if;
elsif (D = "011") then
if (loadDC_ack = '1') then
Q <= "011";




i_outs <= "001"; load DC ack
done, go to load AC coeff
end if;
elsif (D = "010") then
if (loadAC_ack = '0') then




Q <= "110"; got load AC ack,
go to wait for loadACack to turn off
i_outs <= "000";
end if;
elsif (D = "110") then
if (loadDC_ack = '1') then
Q <= "110";




i_outs <= "100"; load AC ack
done, go to end
end if;
elsif (D = "100") then





















end do load arch;
do load still on.
COMPONENT: doloadDC
DESCRIPTION: (entity)
library and use clauses
library mgc_portable, ieee;
use mgc_portable.qsim_logic. all;
use mgc_portable.qsim_relations . all;
use ieee. std_logic_1164 . all;
use ieee. std_logic_1164_extensions .all;
library my_packages;
use my_packages.package_l . all;
entity do loadDC is
port (
inputs





decode ack in std ulogic
receive out ulogic
receive ack in std ulogic
extend out ulogic
extend ack in ulogic
Tdecode in
std ulogic vector (7 downto 0);
DIFF in
std ulogic vector (7 downto 0);
RetV in






std_ulogic vector (5 downto 0);
LoadLDl out std ulogic




















D : std_ulogic_vector (3 downto 0)
Q : std_ulogic_vector (3 downto 0)
i_outs : std_ulogic_vector (5 downto 0)
PRED . integer range -1024 to 1024
TMP : integer range -1024 to
i_data : std_ulogic_vector (7 downto 0);
Author Douglas A. Carpenter
doloadDC_process : process ( reset, clock)
variable IDIFF : std_ulogic_vector (7 downto
0);
variable T : std_ulogic_vector (7 downto
0);
begin




elsif ( (clock 'event) and (clock = '1') and
( clock 'last_value = '0')) then
if (D = "0000") then
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if (loadDC = '1') then








elsif (D = "0001") then
if (decode_ack = '1') then
Q <= "0001"; ensure that




i_outs <= "001000"; decode not
in use, req a decode
end if;
elsif (D = "0011") then
if (decode_ack = '0') then




Q <= "0010"; got decode ack,
wait for it to drop back to off
i_outs <= "000000";
end if;
elsif (D = "0010") then
if (decode_ack = '1') then
Q <= "0010"; wait for decode
ack to turn off
i_outs <= "000000";
else
Q <= "0110"; decode ack turned
off, send out receive signal
T := Tdecode; lock in T value
from decode
i_outs <= "000100";
end i f ;
elsif (D = "0110") then
if (receive_ack = '0') then




Q <= "0100"; got receive ack,
wait for it to drop back to off
i_outs <= "000000";
end if;
elsif (D = "0100") then
if (receive_ack = '1') then
Q <= "0100"; wait for receive
ack to turn off
i_outs <= "000000";
else
Q <= "0101"; receive ack
turned off, send out extend signal
i_outs <= "000010";
end if;
elsif (D = "0101") then
if (extend_ack = '0') then
Q <= "0100"; wait for extend
ack
i_outs <= "000010";
elsif (extend_ack = 'ID then
Q <= "0111"; got extend ack,
go to wait for extend ack to turn off
i_outs <= "000000";
else
Q <= "0100"; unknown input,
wait for extend ack
i_outs <= "000010";
end if;
elsif (D = "0111") then
if (extend_ack = '0') then









elsif (D = "1111") then
Q <= "1101";
i_outs <= "000000";
TMP <= PRED + To_Integer (RetV) ;




i_data <= To_StdUlogicVector (TMP, 8 ) ;
elsif (D = "1100") then
Q <= "1110";
i_outs <= "110000";
elsif (D = "1110") then
Q <= "1010";
i_outs <= "000001";
elsif (D = "1010") then
if (loadDC = '1') then
Q <= "1010"; wait for loadDC
to see my ack
i_outs <= "000001";




















LoadLDl <= i_outs ( 4 ) ;
LoadDINl <= i_data;










library and use clauses
library ieee;
use ieee. std_logic_1164 . all;
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out
use ieee. std_logic_1164_extensions . all;
library my_packages;









std_ulogic_vector (0 downto 0)
LoadDIN2
std_ulogic_vector (7 downto 0)
LoadWADR2












std_ulogic_vector (7 downto 0)
RecV
std_ulogic_vector (7 downto 0)
Eval

























-- Purpose : do loadAC module
Author : Douglas A. Carpenter
Created 02-JUN-1994
Revised
architecture do loadAC arch of do loadAC is
signal D : std ulogic vector (4 downto 0)
signal Q : std ulogic vector (4 downto 0)
signal i outs : std ulogic vector (7 downto 0)
signal k : std ulogic vector (5 downto 0)
signal i data : std ulogic vector (7 downto 0)
signal SSSS : std ulogic vector (7 downto 0)
signal RS std ulogic vector (7 downto 0
signal R : std ulogic vector (5 downto 0
begin
doloadAC process : process (reset, clock)
begin









if (D = "00000") then
if (loadAC = 'ID then
Q <= "00001"; start









elsif (D = "00001") then








elsif (D = "00010") then
Q <= "00110";
i_outs <= "10000010"; turn preset
off
elsif (D = "00110") then
Q <= "00100";
setting all to zero
i_outs <= "10000010";
k <= "000001";
elsif (D = "00100") then
AC load loop
if (decode_ack = '0') then




q <= "00100"; wait for
decode to be ready
i_outs <= "10000010";
end if;
elsif (D = "00101") then
if (decode_ack = '1') then
Q <= "00111"; decode done
i_outs <= "10000010";
else






elsif (D = "00111") then













4 RS(3 downto 0);
R <=
"00"
4 RS(7 downto 4);
elsif (D = "01101") then







elsif (D = "01100") then
if (R = "001111") then




Q <= "11111"; go to end
i_outs <= "10000001";
end if;
elsif (D = "OHIO") then
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elsif (D = "01010") then








elsif (D = "01011") then







elsif (D = "01001") then







elsif (D = "01000") then





extend to be ready
i_outs <= "10000010";
end if;
elsif (D = "11000") then








elsif (D = "11001") then










elsif (D = "11011") then
Q <= "11010";
i_outs <= "10001110";
elsif (D = "11010") then















































decode <= i_outs ( 4 ) ;
receive <= i_outs(5);
extend <= i_outs ( 6) ;
recSSSS <= SSSS;
mempreset <= i_outs ( 7 ) ;












i outs <= "10000000";
library and use clauses
library ieee;
use ieee. std_logic_1164 . all;
use ieee. std_logic_1164_extensions . all;
library my_packages;















std_ulogic_vector (3 downto 0);
val_RADR
std_ulogic_vector (7 downto 0);
huffval_DOUT
std_ulogic_vector (7 downto 0);
huffvalptr_DOUT
std_ulogic_vector (7 downto 0);
huffmin_DOUT




































































event) and (clock = 'ID and
(clock' last_value = '0')) then
if (D = "0000") then
if (decode = '1') then












elsif (D = "0001") then
if ( (nextbit_ack = '0') and (nextbit_err
'0')) then
Q <= "0011"; get next bit
i_outs <= "10";
elsif (nextbit_err = '1') then
Q <= "1001";
i outs <= "01"; error, need to
signal here some how
else




elsif (D = "0011") then
if ( (nextbit_ack
= '1') and (nextbit_err
'0'
) ) then
Q <= "0010"; got next bit,
wait until signal drops
i_outs <= "00";
elsif (nextbit_err = 'ID then
Q <= "1000"; err at next bit
i_outs <= "01";
else
Q <= "0011"; wait
i_outs <= "10";
end if;
elsif (D = "0010") then
if (nextbit_ack = '0') then
CODE(0) <= nextbit_data;
Q <= "0110"; got nextbit
i_outs <= "00";
else
Q <= "0010"; wait
i_outs <= "00";
end if;
elsif (D = "0110") then




i <= i + "001";
elsif (CODE > huffmax_DOUT ) then
Q <= "0100";
i_outs <= "00";




end i f ;
elsif (D = "0100") then
if ( (nextbit_ack = '0') and (nextbit_err
'0'
) ) then
Q <= "0101"; get next bit
i_outs <= "10";
elsif (nextbit_err = '1') then
Q <= "1000";
i outs <= "01"; error, need to
signal here some how
else




elsif (D = "0101") then
if ( (nextbit_ack = '1') and (nextbit_err
'O'D then
Q <= "0111"; got next bit,
wait until signal drops
i_outs <= "00";
elsif (nextbit_err = '1') then
Q <= "1000"; err at next bit
i_outs <= "01";
else
Q <= "0101"; wait
i_outs <= "10";
end if;
elsif (D = "0111") then
if (nextbit_ack = '0') then
CODE <= CODE (14 downto 0) 4
nextbit_data;
Q <= "0110"; got nextbit
i_outs <= "00";
else
Q <= "0111"; wait
i_outs <= "00";
end if;
elsif (D = "1111") then
Q <= "1101";
i outs <= "00";
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elsif (D = "1101") then




elsif (D = "1100") then
DIFF <= (CODE - huffMIN);
Q <= "1110";
i_outs <= "00";
elsif (D = "1110") then
j <= j + DIFF (7 downto 0);
Q <= "1010";
i_outs <= "00";
elsif (D = "1010") then
i_data <= huf fval_DOUT;
Q <= "1011";
i_outs <= "01";
elsif (D = "1011") then







elsif (D = "1000") then
















<= i_outs ( 1 ) ;
huff_RADR <= i;







Author : Douglas A. Carpenter
Created : 02-JUN-1994
Revised :
library and use clauses
library ieee;
use ieee. std_logic_1164 .all;
use ieee.std_logic_1164_extensions. all;
library my_packages;













std_ulogic_vector (7 downto 0);
Vout



























library and use clauses
library ieee;
use ieee. std_logic_1164 . all;
use ieee.std_logic_1164_extensions .all;
library my_packages;
use my_packages.package_l . all;










std_ulogic_vector (2 downto 0)
std_ulogic_vector (2 downto 0)
std_ulogic_vector (1 downto 0)
std_ulogic_vector (7 downto 0)
std_ulogic_vector (7 downto 0)
receive_process : process (reset, clock)
variable i : std_ulogic_vector (7 downto 0),
begin







event) and (clock = '1') and
(clock'
last_value = '0')) then
if (D = "000") then
if (receive = '1') then









elsif (D = "001") then
if (i = SSSS) then




Q <= "011"; get more
i_outs <= "00";
end if;
elsif (D = "011") then
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elsif (nextbit_err = '1') then
















elsif (D = "010") then




elsif (nextbit_err = '1') then
Q <= "111"; err
i_outs <= "01";
else
Q <= "010"; wait till next bit
i_outs <= "10";
end if;
elsif (D = "110") then
if (nextbit_ack = '0') then
Q <= "100"; got next bit ack
i_outs <= "00";
i := i + "00000001";
v <= v(6 downto 0) 4 nextbit_data;
elsif (nextbit_err = '1') then
Q <= "111"; -- err
i_outs <= "01";
else
Q <= "110"; wait till next bit
'00";i_outs <=
end if;
elsif (D = "100") then
Q <= "001"; go to check
i_outs <= "00";
elsif (D = "111") then




























library and use clauses
library ieee;
use ieee. std . all;
use ieee. std_logic_1164_extensions. all;
library my_packages;




clock in std ulogic;
reset in std ulogic;
extend in std ulogic;
extend ack . out std ulogic
V in
std_ulogic_vector (7 downto 0);
T : in
std_ulogic_vector (7 downto 0);
RetV : out












library and use clauses
library ieee;




use my_packages . package_l . all;
architecture extend arch of extend is
signal D : std ulogic vector (2 downto 0 )
signal Q : std ulogic vector(2 downto 0 )
signal i outs std ulogic vector (0 downto 0 )
signal i V : std ulogic vector (7 downto 0 )
signal Vtl : integer range -1024 to 1024;
signal Vtemp : integer range -1024 to 1024;
signal Vt std ulogic vector (7 downto 0 )
signal Vt2 : std ulogic vector (7 downto 0 )
begin
extend_process : process (reset, clock)
variable two : std_ulogic_vector (7 downto 0);
begin




elsif ( (clock 'event) and (clock = '1') and
( clock 'last_value = '0')) then
if (D = "000") then
if (extend = '0') then






end i f ;
elsif (D = "001") then
if (T = "00000001") then
Vt <= "00000001";
elsif (T = "0000010") then
Vt <= "00000010";
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elsif (T = "0000011") then
Vt <= "00000100";
elsif (T = "0000100") then
Vt <= "00001000";
elsif (T = "0000101") then
Vt <= "00010000";
elsif (T = "0000110") then
Vt <= "00100000";





elsif (D = "Oil") then
if (V < Vt) then
if (T = "00000000") then
Vt2 <= "11111111";
elsif (T = "00000001") then
Vt2 <= "11111110";
elsif (T = "00000010") then
Vt2 <= "11111100";
elsif (T = "00000011") then
Vt2 <= "11111000";
elsif (T = "00000100") then
Vt2 <="11110000";
elsif (T = "00000101") then
Vt2 <= "11100000";
elsif (T = "00000110") then
Vt2 <= "11000000";










elsif (D = "010") then
Vtl <= To_Integer (Vt2) + 1;
i_outs <= "0";
Q <= "110";
elsif (D = "110") then
Q <= "100";
i_outs <= "0";
Vtemp <= To_Integer(V) + Vtl;
elsif (D = "100") then
Q <= "111";
i_outs <= "1";
i_V <= To_StdUlogicVector (Vtemp, 8) ,
elsif (D = "111") then























library and use clauses
library ieee;
use ieee. std . all;
use ieee.std_logic_1164_extensions. all;
library my_packages;






































architecture nextbit_arch of nextbit is
signal D
downto 0 ) ;
signal Q
downto 0 ) ;
signal i_outs



















nextbit_process : process (reset, clock)
begin






event ) and (clock = '1') and
( clock 'last_value = '0')) then
if (D = "0000") then
if (nextbit_req = '1') then




Q <= "0000"; no request,
wait
i outs <= "000";
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end if;
elsif (D = "0001") then
if (next_counter = "0000") then
Q <= "0011"; get another
byte
i_outs <= "000"; make sure
that there is no current next byte request/err
else
Q <= "1010"; still have data
in byte, go to send back next bit
i_outs <= "000";
end if;
elsif (D = "0011") then
if (next_ack = '0') and (err = 'OD then
Q <= "0010"; ready to get
next byte, do so.
i_outs <= "010";
elsif (err = '1') then
Q <= "1100"; not ready for




i_outs <= "000"; not ready for
next byte req, wait.
end if;
elsif (D = "0010") then
if ( (next_ack = '1') and (err = '0')) then
Q <= "0110"; got next_ack,
with no err, go to wait till ack drops
i_outs <= "000";
elsif (err = '1') then








elsif (D = "0110") then
if (next_ack = '0') then
Q <= "0100"; next_ack









elsif (D = "0100") then
if (nextjoyte = "11111111") then




Q <= "1010"; nextbyte was
not FF, go to return a bit.
i_outs <= "000";
end if;
elsif (D = "0101") then
if (next_ack = '0') and (err = '0') then
Q <= "0111"; ready to get
next byte, do so.
i_outs <= "010";
elsif (err = '1') then
Q <= "1100"; not ready for




i_outs <= "000"; not ready for
next byte req, wait.
end if;
elsif (D = "0111") then
if ( (next_ack = '1') and (err = '0')) then
Q <= "1111"; got next_ack,
with no err, go to wait till ack drops
i_outs <= "000";
elsif (err = '1') then








elsif (D = "1111") then
if (next_ack = '0') then
Q <= "1101"; next_ack








elsif (D = "1101") then
if (next_byte2 = "00000000") then







elsif (D = "1010") then
i_data <= nextjoyte ( 7 ) ;
Q <= "1000";
i_outs <= "000";
elsif (D = "1000") then





elsif (D = "1011") then







elsif (D = "1100") then
















<= i_outs ( 1 ) ;







use IEEE. std_logic_1164. all;
use IEEE.std_logic 1164 extensions . all;
DESCRIPTION; (entity)
library IEEE;
use IEEE. std_logic_1164 .all;
use IEEE.std_logic_1164_extensions . all;
Written by LL_to_VHDL at Tue May 3 10:07:38
1994
Parameterized Generator Specification to VHDL
Code
Written by LL_to_VHDL at Tue May 3 10:07:38
1994
Parameterized Generator Specification to VHDL
Code
LogicLib generator called: MULTIPLEXER
Passed Parameters are:






























architecture rtl of huff_acdcsell6 is
begin
huff_acdcsell6_Process : process (IN0, INI, SEL)
variable iaddress : integer range 0 to 1;
variable state : std_ulogic_vector (15 downto
0);
begin















LogicLib generator called: MULTIPLEXER
Passed Parameters are:




















in std_ulogic_vector (5 downto
in std_ulogic_vector (0 downto






architecture rtl of huff_acdcsel6 is
begin
huff_acdcsel6_Process : process (IN0, INI, SEL)
variable iaddress : integer range 0 to 1;
variable state : std_ulogic_vector (5 downto
0);
begin

















Appendix B State Tables and Espresso Results
[Corrtroller Sfeate Table



















































0 0 0 0 0 X X X 0 0 0 0 0 0 0 0 0 0 reset state, wait for start
0 0 0 0 1 X 1 X 0 0 0 0 0 0 0 0 0 0 have start decode, wait for ack to turn off
0 0 0 0 1 X 0 X 0 0 0 1 0 0 1 1 0 0 have start, ack is off, goto FindSOI
0 0 0 1 X 0 0 X 0 0 0 1 0 0 1 1 0 0 SOI, wait for ack - 1
0 0 0 1 X 0 1 X 0 0 1 1 0 0 1 1 0 0 SOI, ack - 1, no err, go to wait ack - 0
0 0 0 1 X 1 X X 1 0 0 0 0 0 0 0 1 1 err on SOI req, goto err state
0 0 1 X X 1 X 0 0 1 1 0 0 0 1 0 0 wait for ack - 0
0 0 1 X X 0 X 0 0 1 0 0 1 0 1 0 0 ack went to 0, goto SOF
0 0 0 X 0 0 X 0 0 1 0 0 1 0 1 0 0 SOF, wait for ack - 1
o 0 0 X 0 1 X 0 1 1 0 0 0 0 1 0 0 SOF, ack - 1, no err, goto wait ack - 0
0 0 0 X 1 X X 1 0 0 0 0 0 0 0 1 1 err on SOF request, goto err state
0 0 X X 1 X 0 1 0 0 0 0 1 0 0 wait for ack - 0
0 0 X X 0 X 0 0 0 0 1 1 1 0 0 ack went to 0, goto Fr Header
0 0 0 X 0 0 X 0 0 0 0 1 1 1 0 0 Fr Header, wait for ack - 1
0 0 0 X 0 1 X 0 0 1 0 0 0 1 0 0 Fr Header, ack - 1. goto wait ack - 0
0 0 0 X 1 X X 1 0 0 0 0 0 0 0 1 1 err on FrHeader, goto err state
0 0 1 X X 1 X 0 0 1 0 0 0 1 0 0 wait for ack - 0
a 0 1 X X 0 X 0 1 1 1 0 0 1 0 0 ack went to 0, goto decjrame
0 1 X 0 0 X 0 1 1 1 0 0 1 0 0 dec frame, wait for ack - 1
0 1 X 0 1 X 1 1 1 0 0 0 1 0 0 decjrame, ack - 1, goto wart ack - 0
0 1 X 1 X X 1 0 0 0 0 0 0 0 1 1 err on decjrame, goto err state
1 X X 1 X 1 1 1 0 0 0 1 0 0 wait for ack - 0
1 X X 0 X 1 1 0 1 1 0 1 0 0 ack went to 0, goto FindEOI
0 X 0 0 X 1 1 0 1 1 0 1 0 0 FindEOI, wait for ack - 1
0 X 0 1 X 1 0 0 0 0 0 1 0 0 FindEOI, no err, ack - 1, goto ack - 0
0 X 1 X X 1 0 0 0 0 0 0 1 1 err on FindEOI, goto err state
0 0 X X 1 X 1 0 0 0 0 0 1 0 0 wait for ack - 0
0 0 X X 0 X 1 0 1 0 0 0 0 1 0 ack - 0, goto complete
0 1 X X X 0 1 0 1 0 0 0 0 1 0 complete, wait for complete_ack - 1
0 1 X X X 1 1 0 0 1 0 0 0 0 0 0 complete, got c_ack - 1, goto c_ack - 0
0 0 1 X X X 1 1 0 0 1 0 0 0 0 0 0 comp, wait for c_ack - 0
0 a 1 X X X 0 0 0 0 0 0 0 0 0 0 0 comp, got c ack - 0, goto reset state
0 0 0 X X X 0 1 0 0 0 0 0 0 0 1 1 err state, wait for c ack - 1
0 0 0 X X X 1 1 0 0 1 0 0 0 0 0 0 err state, got c ack - 1, goto 1001
0 1 0 X X X X 0 0 0 0 0 0 0 0 0 0 Unused
0 1 1 X X X X 0 0 0 0 0 0 0 0 0 0 Unused
B-l
Controller Espresso Input





0000 0 0000 000000
0000 1-1- 0000 000000
0000 1-0- 0001 001100
0001 -00- 0001 001100
0001 -01- 0011 000100
0001 -1 1000 000011
0011 1- 0011 000100
0011 0- 0010 010100
0010 -00- 0010 010100
0010 -01- 0110 000100
0010 -1 1000 000011
0110 1- 0110 000100
0110 0- 0100 011100
0100 -00- 0100 011100
0100 -01- 0101 000100
0100 -1 1000 000011
0101 1- 0101 000100
0101 0- 0111 100100
0111 -00- 0111 100100
0111 -01- 1111 000100
0111 -1 1000 000011
1111 1- 1111 000100
1111 0- 1110 110100
1110 -00- 1110 110100
1110 -01- 1100 000100
1110 -1 1000 000011
1100 1- 1100 000100
1100 0- 1101 000010
1101 0 1101 000010
1101 1 1001 000000
1001 1 1001 000000
1001 0 0000 000000
1000 0 1000 000000























































































0 0 0 0 X X 0 0 0 0 0 0 Wait for next request
0 0 0 1 X X 0 0 1 0 0 1 Got next request, send out to memory a request
0 0 1 X 0 0 0 0 1 0 0 1 wait for inc ack
0 0 1 X X 1 1 1 0 1 0 err on memory req
0 0 1 X 1 0 0 1 0 0 0 got inc ack , no err
0 1 X 1 X 0 1 0 0 0 wait for inc ack to return to 0
0 1 X 0 X 0 0 1 0 0 inc ack returned to 0, send next ack
0 0 1 X X 0 0 1 0 0 wait for next req to return to 0
0 0 0 X X 0 0 0 0 0 0 next req returned to 0, go to 000
1 1 X X 1 1 1 0 1 0 err state, wait for next req to return to 0
1 0 X X 0 0 0 0 0 0 err state, nextreq returned to 0
0 0 X X X 0 0 0 0 0 0 Not Used
0 1 X X X 0 0 0 0 0 0 Not Used
1 0 X X X 0 0 0 0 0 0 Not Used
NextByte Espresso Input





000 0 000 000
000 1 001 001
001 -00 001 001
001 001 111 010
001 -10 011 000
011 -1- 011 000
011 -0- 010 100
010 1 010 100
010 0 000 000
111 1 111 010

































0000 0 0000 0000 00000000
0000 -1- 0000 0000 00000000
0000 1 0000 0000 00000000
0000 001 10- 0000 0000 00000000
0000 001 -1- 1001 0001 00000001
0000 001 00- 0001 0010 00000000
0001 00- 0001 0010 00000000
0001 -1- 1001 0001 00000001
0001 10- 0011 0000 00000000
0011 11111111 1 0011 0000 00000000
0011 11111111 0 0010 0010 00000000
0011 0 1 0011 0000 00000000
0011 0 0 0001 0010 00000000
0011 o- 1 0011 0000 00000000
0011 o- 0 0001 0010 00000000
0011 0 1 0011 0000 00000000
0011 0 0 0001 0010 00000000
0011 0 1 0011 0000 00000000
0011 0 0 0001 0010 00000000
0011 0 1 0011 0000 00000000
0011 0 0 0001 0010 00000000
0011 0 1 0011 0000 00000000
0011 0 0 0001 0010 00000000
0011 -0 1 0011 0000 00000000
0011 -0 0 0001 0010 00000000
0011 0 1 0011 0000 00000000
0011 0 0 0001 0010 00000000
0010 00- 0010 0010 00000000
0010 -1- 1001 0001 00000001
0010 10- 0110 0000 00000000
0110 11011000 1 0110 0000 00000000






















1 0110 0000 00000000
0 0001 0010 00000000
1 0110 0000 00000000
1 0110 0000 00000000
0 0001 0010 00000000
0 0001 0010 00000000
1 0110 0000 00000000
0 0001 0010 00000000
1 0110 0000 00000000
0 0001 0010 00000000
1 0110 0000 00000000
0 0001 0010 00000000
1 0110 0000 00000000
0 0001 0010 00000000
1 0110 0000 00000000







0 1001 0001 00000001
1 1011 0000 00000000
1011
1011
1 1011 0000 00000000




































0011 0 0 0001001000000000
0011 0 0 0001001000000000
0011 0 0 0001001000000000
0011 0 0 0001001000000000
0010 00- 0010001000000000
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0110 0 0 0001001000000000
0110 0 0 0001001000000000
0110 1 0 0001001000000000
0110 0 0 0001001000000000
















































0000 0000 0 00
0000 0000 0 00
0000 0000 0 00
1000 0000 0 00
1001 0001 1 00
0001 0010 0 00
0001 0010 0 00
1001 0001 1 00
0011 0000 0 00
0011 0000 0 00
0010 0010 0 00
0011 0000 0 00
0001 0010 0 00
0011 0000 0 00
0001 0010 0 00
0011 0000 0 00
0001 0010 0 00
0011 0000 0 00
0001 0010 0 00
0011 0000 0 00
0001 0010 0 00
0011 0000 0 00
























































0011 0000 0 00
0001 0010 0 00
0011 0000 0 00
0001 0010 0 00
0010 0010 0 00
1001 1001 1 00
0110 0000 0 00
0110 0000 0 00
0111 0000 0 10
0110 0000 0 00
0100 0000 0 00
0110 0000 0 00
0100 0000 0 00
0110 0000 0 00
0100 0000 0 00
0110 0000 0 00
0100 0000 0 00
0110 0000 0 00
0100 0000 0 00
0110 0000 0 00
0100 0000 0 00
0110 0000 0 00
0100 0000 0 00
0110 0000 0 00
0100 0000 0 00
0100 0000 0 00
1100 0000 0 01
0100 0000 0 00
1010 0000 0 00
0100 0000 0 00
1010 0000 0 00
0100 0000 0 00
1010 0000 0 00
0100 0000 0 00
1010 0000 0 00
0100 0000 0 00
1010 0000 0 00
0100 0000 0 00
1010 0000 0 00
0100 0000 0 00
1010 0000 0 00
0100 0000 0 00
1010 0000 0 00
0111 0000 0 10
1111 0000 0 00
1001 0001 1 00
1111 0000 0 00
0001 0010 0 00
1100 0000 0 01
1110 0000 0 00
1001 0001 1 00
1110 0000 0 00





































1010 0000 0 00
1011 0100 0 00
1010 0000 0 00
0001 0010 0 00
1010 0000 0 00
0001 0010 0 00
1010 0000 0 00
0001 0010 0 00
1010 0000 0 00
0001 0010 0 00
1010 0000 0 00
0001 0010 0 00
1010 0000 0 00
0001 0010 0 00
1010 0000 0 00
0001 0010 0 00
1010 0000 0 00
0001 0010 0 00
0000 0000 0 00
1011 0100 0 00
1011 0100 0 00
1011 0100 0 00
1001 0001 1 00
1000 0000 0 00
1000 0000 0 00
1101 0000 0 00
0000 0000 0 00
1101 1000 0 00
1101 1000 0 00


















1010 1 0 00010010000
1010 1 0 00010010000
1010 0 0 00010010000




















0011 0 0 00010010000
0011 0 0 00010010000
0011 0 0 00010010000
0011 00 00010010000




010 1 0 10100000000
010 0 0 10100000000





010 1 0 10100000000




























































































































































































































































































































































































































































111101 1- - - 111101 000000000
mioi o- _-..- - min ooooooooo
#63
min oooioooi lomi ioooooooo
mm o - iooooo oonooooo
111111 1- - 100000 001100000
111111 1 - 100000 001100000
111111 1 - 100000 001100000
min o - iooooo oonooooo
mm i - iooooo oonooooo
min -l - iooooo oonooooo
111111 1 100000 001100000
#47
101111 00 101111 IOOOOOOOO
101111 -1 - 100000 001100000













101100 1 - 100000 001100000
101100 1- - 100000 001100000
101100 1 - 100000 001100000




















- 0 100000 001100000
100000 1 100001 ooooooooo
#33
100001 1 100001 ooooooooo
100001
-- 0 100011 000010000
#35
100011 ooo








































































































































































000 1 000 0000
000 -1- 000 0000
000 0 000 0000
000 100 1-0- 000 0000
000 100 1- 111 0100
000 100 0-0- 001 0010
001 0-0- 001 0010
001 1- 111 0100
001 1-0- Oil 0000
Oil -1-0 Oil 0000
Oil 1 111 0100
Oil -0-0 010 0001
010 -0-0 010 0001
010 1 111 0100
010 -1-0 110 1000
110 1 110 1000
110 -1- 110 1000
110 1 110 1000
110 000 000 0000
111 1 111 0100
111 -1- 111 0100
111 1 111 0100
111 000 000 0000
, end






























0000 1 0000 0000 00000000
0000 -0- 0000 0000 00000000
0000 0 0000 0000 00000000
0000 110 10- 0000 0000 00000000
0000 110 -1- 1001 0001 00000111
0000 110 00- 0001 0010 00000000
0001 00- 0001 0010 00000000
0001 -1- 1001 0001 00000111
0001 10- 0011 0000 00000000
0011 11111111 1 0011 0000 00000000
0011 11111111 0 0010 0010 00000000
0011 o 1 0011 0000 00000000
0011 o 0 0001 0010 00000000
0011 0- 1 0011 0000 00000000
0011 o- 0 0001 0010 00000000
0011 0 1 0011 0000 00000000
0011 0 0 0001 0010 00000000
0011 0 1 0011 0000 00000000
0011 0 0 0001 0010 00000000
0011 0 1 0011 0000 00000000
0011 0 0 0001 0010 00000000
0011 0 1 0011 0000 00000000
0011 --0 0 0001 0010 00000000
0011 -0 1 0011 0000 00000000
0011 -0 0 0001 0010 00000000
0011 0 1 0011 0000 00000000
0011 0 0 0001 0010 00000000
0010 00- 0010 0010 00000000
0010 -1- 1001 0001 00000111
0010 10- 0110 0000 00000000
0110 11011001 1 0110 0000 00000000
0110 11011001 0 1110 0100 00000000
0110 o 1 0110 0000 00000000
0110 o 0 0001 0010 00000000
0110 1_ 1 0110 0000 00000000
0110 1_
1 0110 0000 00000000
0110 1 0 0001 0010 00000000
0110 1 0 0001 0010 00000000
0110 0
1 0110 0000 00000000
0110 0
0 0001 0010 00000000
0110 0
1 0110 0000 00000000
0110 0
0 0001 0010 00000000
B-18
0110 1 l 0110 OOOO 00000000
0110 1 0 0001 0010 00000000
ono -o l 0110 0000 00000000
0110 -0 0 0001 0010 00000000
0110 0 1 0110 0000 00000000
0110 0 0 0001 0010 00000000
1110 000 0000 0000 00000000
1110 1 1110 0100 00000000
1110 -1- 1110 0100 00000000
1110 1 1110 0100 00000000
1001 0 1001 0001 00000111
1001 1 1011 0000 00000000
1011 1 1011 0000 00000000
1011 0 1111 1000 00000000
1111 000 0000 0000 00000000
1111 1 1111 1000 00000000
1111 -1- 1111 1000 00000000

























0011 0 0 0001001000000000
000-110 00- 0001001000000000
0011 0 0 0001001000000000
0011 0 0 0001001000000000
0011 0 0 0001001000000000















0110 0 0 0001001000000000
0110 0 0 0001001000000000
0110 1 0 0001001000000000
0110 0 0 0001001000000000



























































































































































































































































































































1010 - 0 o
1010 - 0 1
1010 - 0 0
1010 - 1 1
1010 - 1 0
1010 - -0 1
1010 - -0 0
1010 - 0 1
1010 - 0 0
1011 0 0000 0000000
1011 1 1011 1000000
1001 - 0 1001 0001100
1001 - 1 1000 0000000
1000 - 1 1000 0000000
1000 - 0 1101 0100000
1101 0 0000 0000000
1101 1 1101 0100000
. end
FindSOS Espresso Results
















1010 0 0 00010010000
1010 0 0 00010010000
1010 1 0 00010010000









0011 0 0 00010010000
0011 0 0 00010010000
0011 0 0 00010010000
0011-0 0 00010010000
010 1 01000000000
0011 0 0 00010010000
B-22






010 1 0 10100000000






Oio 1 o 10100000000





















00000 0 00000 0000000
00000 1 -1-0 00000 0000000
00000 1 1 11111 1000000
00000 1 -0-0 00001 0000010
00001 - -0-0 00001 0000010
00001 - 1 11111 1000000
00001 - -1-0 00011 0000000
00011 - -1 00011 0000000
00011 - -0 00010 0000000
00010 - 00000000 00110 0000010





00010 - 1 11111 1000000
oooio - i urn ioooooo
00010 - 1 11111 1000000
oooio - -i urn ioooooo












































































































































11100 - 1 11100 0000000
11100 - 0 11000 0000000
11000 - 000000 10000 0100000
11000 - 1 01000 0000010
11000 - 1- 01000 0000010
11000 - 1 01000 0000010
11000 - 1 01000 0000010
11000 - -1 01000 0000010
11000 - 1 01000 0000010
10000 0 00000 0000000
10000 1 10000 0100000
11111 1 11111 IOOOOOO
inn o ooooo ooooooo
. end
loadq Espresso Results













































101 1 0 110111000000



















































































































































































































































OHIO -1- _ OHIO OOOOOOOO
OHIO -0- 0000 - 01010 00000100
OHIO -0- 1 - 11111 01000000
OHIO -0- 1 - 11111 01000000
OHIO -0- -1 - 11111 01000000
OHIO -0- 1 - 11111 01000000
01010 - 01011 00000010
01011 - 01001 00010010
01001 1 01001 00010010
01001 0000000000000000 0 11111 01000000
01001 1 0 01000 10000000
01001 1- 0 01000 10000000
01001 1 0 01000 10000000
01001 1 0 01000 10000000
01001 1 0 01000 10000000
01001 1 0 01000 10000000
01001 1 0 01000 10000000
01001 1 0 01000 10000000
01001 1 0 01000 10000000
01001 1 0 01000 10000000
01001 1 0 01000 10000000
01001 1 0 01000 10000000
01001 1 0 01000 10000000
01001 1 0 01000 10000000
01001 -1 0 01000 10000000
01001 1 0 01000 10000000
01000 1 - 01000 10000000
01000 0 - 00000 OOOOOOOO
11111 1 - 11111 01000000
11111 0 - 00000 OOOOOOOO
. end
Buff lenloader Espresso Output

















-1001 1 0 0100010000000
-1001 1 0 0100010000000
-1001 1 0 0100010000000
B-28
-1001 1 0 0100010000000
-1001 1 0 0100010000000
-1001 1 0 0100010000000
-1001 1 0 0100010000000
-1001 1 0 0100010000000
-1001 1 0 0100010000000
-1001 1 0 0100010000000
-1001 1 0 0100010000000
-1001 1 0 0100010000000































-1101 1 0 0110000000001
-1101 1 0 0110000000001
-1101 1 0 0110000000001
-1101 1 0 0110000000001
-1101 1 0 0110000000001
-1101 1 0 0110000000001
-1101 1 0 0110000000001
-1101 1 0 0110000000001
-1101 1 0 0110000000001
-1101 1 0 0110000000001
-1101 1 0 0110000000001
-1101 1 0 0110000000001






0_ni 1 0 0111100010000
0_ni 1 0 0111100010000
0_ni 1 0 0111100010000
0_ni 1 0 0111100010000
B-29
0-111 1 0 0111100010000
0-111 1 0 0111100010000
0-111 1 0 0111100010000
0-111 1 o 0111100010000
0-111 1 0 0111100010000
0-111 1 0 0111100010000
0-111 1 0 0111100010000
0-111 1 0 0111100010000
0-111 1 0 0111100010000

















0000 0 0000 00100
0000 11-0 0000 00100
oooo i i mi 10100
0000 10-0 0001 00000
0001 -- 0011 00000
0011 0010 00110
0010 -0--0 0010 00110
0010 -1 1111 10100
0010 -1--0 0110 00100
0110 -1- 0110 00100
0110 -0--- 0111 00101
0111 00 0111 00101
oin i mi 10100
0111 -10 0101 00100
0101 _- -1- 0101 00100
0101 -o- 1101 01100
1101 1- 1101 01100
1101 0- 0000 00100
1111 1- 1111 10100
1111 0- 0000 00100








































0000 0 0000 00000
0000 110 0000 00000
0000 1 1 1111 01000
0000 100 0001 00100
0001 -00 0001 00100
0001 1 1111 01000
0001 -1--0 0011 00000
0011 -1 0011 00000
0011 -0 0010 00010
0010 0-0 0010 00010
0010 1 1111 01000
0010 1-0 0110 00000
B-31
0110 1 0110 00000
0110 0 0100 00001
0100 00 0100 00001
0100 1 1111 01000
0100 10 0101 00000
0101 1- 0101 00000
0101 0- 0111 10000
0111 1 0111 10000
0111 0 0000 00000
1111 1 1111 01000
1111 0 0000 00000
. end
hreader Espresso Output































00 0 00 00
00 1 01 00
01 - 11 01
11 - 10 10
10 1 10 10





















000 00 000 0000
000 11 000 0000
000 01 001 0001
000 10 100 0010
001 011 1000
011 -1 011 0100
011 -0 000 0000
100 110 1000
110 1- 110 1000




















Appendix C - Support Code
dec.c



















general debug printf statements */
/* huffman coding debug printf statements */
/* IDCT debug printf statements V
/* MCU debug printf statements */
/* NextByte printf statement */






/* Start of image V
/* Start of Frame, non-differential Huffman coding */
#define SOFO OxCO
/* Start of Frame, Baseline DCT V
^define S0F1 OxCl
/* Start of Frame, Extended sequential DCT
ffdefine SOF2 0xC2
/* Start of Frame, Progressive DCT */
#define S0F3 0xC3
/* Start of Frame, Spatial (sequential) lossless
/+ Start of Frame, differential Huffman coding V
#define S0F5 0xC5
/* Start of Frame, Differential sequential DCT
#define S0F6 0xC6
/* Start of Frame, Differential progressive DCT
frdefine S0F7 0xC7
/* Start of Frame, Differential spatial
/+ Start of Frame, non-differential arithmetic coding */
#define JPG 0xC8
/+ Reserved for JPEG extensions +/
#define S0F9 0xC9
































































/+ Define Huffman table (s) */
/* Define arithmetic coding conditions */
/* Define quantization table(s) */





/* application segment 2
/*
application segment 3
/+ application segment 4
/* application segment 5
/*
application segment 6





/* application segment A
/* application segment B
/+ application segment C









#define RSTL OxDO /













reserved, lower end */
/+
reserved, upper end */
Restart with modulo count
"m"
lower end */
Restart with modulo count
"m"
upper end */
Define number lines V
Start of Scan */
End of Image */
/+ Define hierarchical progression V











int HorzSampFactor [256] ;
int VertSampFactor[256] ;
int QuantTableSelector[256) ;











int file; /* file desc
int outfile;
/* huffman coding stuff */
int BITS [17] ;











/* first index */
/+ 0 is table 0, 1 is table 1 */
/*
second index V
/* 0 is DC table, 1 is AC table */
struct huffstruct huffman_tables [2] [2] ;
/* huffman decoder */




short SS[8] [8] ;
short ss[8] [8] ;












struct scan_struct scans [3];
/+ Local Global Functions
int ReadAByte (short *d_byte) ;
main()
(
char filename [80] ;
void FindStartOfImage {) ;
void GetFileName (char *filename) ;
void FindStartOfFrameO ;





printf ("Reading %s JPEG file \n", filename) ;
file = open(filename,C__RDONLY) ;
printf ("File is open\n") ;
printf ("Reading the file, %s\n", filename) ;
FindStartOfImaged ;
FindStartOfFrame ( ) ;
DecodeFrame ( ) ;
close (file) ;
close (outfile) ;











printf ("Searching for start of image\n") ;
res = 1 ;
while (res != 0)
{
res = ReadAByte (_data_byte) ;




else if (marker == ON)
(
if (data_byte = SOI)
(
























void InterpretComment () ;
void InterpretAPP (int type);
void DefineQuantTables () ;
void DefineHuffmanTables ( ) ;
void DefineArithmeticTables () ;
void DefineRestartlnterval () ;
printf ("Searching for start of Frame\n");
res =1;
C-3
while (res != 0)
(
res = ReadAByte (_data_byte) ;













printf ("Define Arithmetic Conditioning FF%02X\n",data_byte
Def ineArithmeticTables () ;
break;
case DQT:








printf ("Application defined marker 0 : FF%OX\n",data_byte) ;
InterpretAPP ( 0 ) ;
break;
case APP1:












printf ("Application defined marker . FF%OX\n",data_byte) ;
InterpretAPP ( 4 ) ;
break;
case APP5:













































printf ("Comment : FFI02X\n",data_byte) ;
InterpretComment ( ) ;
break;
case SOFO:




printf ("Start of Frame, Extended sequential DCT\n");





exit ( 1 ) ;
case S0F2:
printf ("Start of Frame, Progressive DCT\n");








printf ("Start of Frame, Spatial (sequential) lossless\n") ;








printf ("Start of Frame, Differential sequential DCT\n");








printf ("Start of Frame, Differential progressive DCT\n")








printf ("Start of Frame, Differential spatialW);





exit ( 1 ) ;
return;
case TEM:
printf ("Temp private use in arithmetic coding\n");
break;
default :
if ( (data_byte >= RESL) &_ (data_byte
<= RESU) )
{




printf ("Unknown marker\n") ;
printf
("





















lastused - fopen("lastused", "r")
if (lastused = NULL)
C-5
(




fscanf (lastused, "_s", lastfile) ;
printf ("Enter file name [Is]: ", lastfile);
gets (filename) ;
if (filename [0] == 0)
strcpy (filename, lastfile) ;
printf ("file %s\n", filename) ;
fileptr = open (filename, 0__RDONLY) ;
while (fileptr == -1)
[
printf ("fileptr = %d\n", fileptr) ;
printf ("Invalid fileW) ;
printf ("Enter file name ");
gets (filename) ;





exit ( 0 ) ;
}
fileptr = open ( filename, 0 RDONLY) ;
)
fclose (lastused) ;
lastused = fopen ("lastused", "w") ;












void DecodeScan () ;
void DecodeFrameHeader () ;
void DefineHuffmanTables () ;
void DefineArithmeticTables () ;
void DefineRestartlnterval () ;
void DefineQuantTables () ;
void InterpretComment ( ) ;
counter 0 ;






res = ReadAByte (_data_byte) ;













printf ("End of Image
printf ("Done Decoding Frame\n");
return;
case DHT:



















printf ("Application defined marker 0 FF_02XW,data_byte) ;
break;
case APP1:
printf ("Application defined marker 1 FF%02X\n",data_byte) ;
break;
case APP2:
printf ("Application defined marker 2 . FF%02X\n",data_byte) ;
break;
case APP3:
printf ("Application defined marker 3 : FF%02XW,data_byte) ;
break;
case APP4:
printf ("Application defined marker 4 FF%02XW,data__byte) ;
break;
case APP5:
printf ("Application defined marker 5 FF%02X\n",data_byte) ;
break;
case APP6:
printf ("Application defined marker 6 FF%02X\n",data_byte) ;
break;
case APP7:
printf ("Application defined marker 7 FF%02X\n",data_byte) ;
break;
case APP8:
printf ("Application defined marker 8 FF%02X\n",data_byte) ;
break ;
case APP9:
printf ("Application defined marker 9 FF%02X\n",data_byte) ;
break;
case APPA:
printf ("Application defined marker A FF%02XW,data_byte) ;
break;
case APPB:
printf ("Application defined marker B : FF%02X\n",data_byte) ;
break ;
case APPC:
printf ("Application defined marker C FF%02X\n",data_byte) ;
break;
case APPD:
printf ("Application defined marker D FF%02XW,data_byte) ;
break;
case APPE:
printf ("Application defined marker E FF%02X\n",data_byte) ;
break;
case APPF:
printf ("Application defined marker F FF-02X\n",data_byte) ;
break;
case TEM:







if ((data_byte >= RESL) __ (data_byte
<= RESU) ]
printf ("Reserved marker used FF%02X\n",data_byte) ;
lse if ((data_byte >= RSTL) && (data_byte
<= RSTU) )
printf ("Restart marker FF%02X\n",data_byte) ;
lse if ((data_byte = 0) I I (data_byte
= OxFF)}
counter ;
/+ do nothing , stuffed bytes */
printf ("Unknown markerW) ;
printf
("











if (counter = 10)
{
C-7
printf ("[RET] to continue :");
gets (input) ;



















void OpenOutputFile {) ;













short DecodeMCU (short x, short y, short hmax, short vmax, int num_blocks) ;
void DecodeScanHeader () ;
























Scan is interleaved with %d scans\n",NumlmgCompScan) ;
)













printf ("Begining to decode Scan\n");
}
CNT 0;
hmax = vmax =1;
for (i 0; i < NumlmgCompScan; i++)
t
if (HorzSampFactor [i] > hmax) hmax = HorzSampFactor [i] ;
if (VertSampFactor [i] > vmax) vmax = VertSampFactor [i] ;
)
wid (int) ceil ( ( (double)NumSamplesImage/8.0)/ (double) hmax) ;
height = (int) ceil ( ( (double)NumLineImage/8.0)/ (double) vmax) ;;
printf
("
Number of MCU's to decode = %d\n",
wid*height) ;
num_blocks =0;
for {i 0; i < NumlmgCompScan; i++)
{





Number of 8 A B blocks is Id W,num_blocks) ;
gettimeofday (fifirst, fitzp) ;
x = y
= 0;
for (i 0; i < (wid*height) ; i++)
{
if (DEBUG) printf (" MCU Id \n",i+l);
if (DEBUG) printf ("Corner (x,y) : (*4d, I4d) \n",x,y) ;
res = DecodeMCU(x,y/hmax,vmax,num_blocks) ;
x - x + (8+hmax) ;





y + (8*vmax) ;
>
}
gettimeofday (ssecond, &tzp) ;
if (first. tv_usec > second. tv usee)
[
second. tv_usec += 1000000;
second. tv_sec ;
}
lapsed. tv_usec second. tv_usec first. tv_usec;
lapsed. tv_sec = second. tv_sec first. tv_sec;




printf ("Done decodingW) ;
}
if (NumlmgCompScan > 1)
{
if (JDEBUG) printf ("Converting to RGBW);
ConvertRGB ( ) ;
if (!DEBUG) printf ("Done converting to RGB\n") ;
)
write data to file */
if (1DEBUG) printf ("Writing image to fileW) ;
cnt = 0;
for (y = 0; y < NumLinelmage; y++)
[
for (x 0; a < NumSamplesImage; x++)
{
for (i 0; i < NumlmgCompScan; i++]
[
sprintf (data, "13d ", scans [i] .line[x] [y] ) ;
write (outfile, data, 4) ;
cnt++;
1
if (cnt >= 17)
(
cnt - 0;
sprintf (data, "\n") ;












WriteOutHeader { ) ;
nura_blocks = 0;
for (i 0; i < NumlmgCompScan; i++)
{




Number of 8 x 8 blocks is Id \n",num_blocks) ;
CNT = 0;
hmax = vmax = 1;
for (i = 0; i < NumlmgCompScan; i++)
{
if (HorzSampFactor [i] > hmax) hmax = HorzSampFactor [i] ;
if (VertSampFactor [i] > vmax) vmax = VertSampFactor [i] ;
)
wid - (int) ceil ( ( (double)NumSamplesImage/8. 0)/ (double) hmax) ;
height = (int) ceil ( ( (double)NumLinelmage/ 8. 0)/ (double)vmax) ; ;
printf
("
Number of MCU's to decode = ldW,wid*height) ;
num_blocks 0;
for (i 0; i < NumlmgCompScan; i++)
[











while ((i < (wid*height)) tr, (rst < Restartlnterval))





if (DEBUG) printf ("Corner (x,y) : (Hd, 4d)\n",x,y) ;
res = DecodeMCU(x, y,hmax,vmax,num_blocks) ;
if (res == (short) NORESTART)
{
x = x + (8*hmax) ;





















printf ("Done decoding\n") ;
if (NumlmgCompScan > 1)
[
if (1DEBUG) printf ("Converting to RGB\n");
ConvertRGB ( ) ;
if (!DEBUG) printf ("Done converting to RGB\n");
)
write data to file */
if (1DEBUG) printf ("Writing image to file\n");
cnt = 0;
for (y = 0; y < NumLinelmage; y++)
t
for (x = 0; x < NumSamplesImage; x++)
[
for (i 0; i < NumlmgCompScan; i++)
(
sprintf (data, "%3d ", scans [i] .line [x] [y] ) ;
write (outfile, data, 4) ;
cnt++;
1
if (cnt >= 17)
{
cnt = 0;
sprintf (data, "\n") ;
write (outfile, data, str len (data) ) ;
printf
("























Scan Header len = %02X%02X ",data_byte,data_byte2) ;






Number of Image components in Scan = %d\n",NumlmgCompScan)




Checking for Ns greater than 1 here!W);
sum = 0;
for (i = 0; i < NumlmgCompScan; i++)
{
sum = sum + HorzSampFactor [i] * VertSampFactor [i] ;
}















Ns > 1 checks good! sum = IdW, sum);
)
1






Td =* (data_byte2 4) _ OxOF;
Ta = data_byte2 _ OxOF;
if (DEBUG) printf
("
Scan Comp Selector ldW,Cs);
if (DEBUG) printf
("














Start Spectral = IdW , StartSpectral) ;





End Spectral = *d\n", EndSpectral) ;
EndSpectral = 63;
/* FOR DCT modes +/
ReadAByte (_data_byte) ;
SuccAppxBitHigh = (data_byte 4) _ OxOF;
SuccAppxBitLow = data_byte & OxOF;
if (DEBUG) printf
("
Successive Appx Bit High = Id Low = ld\n",
SuccAppxBitHigh, SuccAppxBitLow) ;
SuccAppxBitHigh = SuccAppxBitLow = 0; /+ DCT modes of operation */
if (DEBUG) printf
("















COM length = I02XI02X ",data_byte,data_byte2) ;
numbytes (data_byte 8) + data_byte2;
printf ("Comment length IdW, numbytes) ;
printf
("
COMMENT FOLLOWS \n\t") ;
counter =0;





if ((data_byte >= 'A') 4_ (data_byte <= *Z*))
printf ("lc",data_byte)
else if ((data_byte >= 'a') _s (data__byte <= 'z'))
printf ("_c",data_byte) ;

























APP length = !02XI02X",data_byte,data_byte2) ;
numbytes = (data_byte 8) + data_byte2;
printf
("
APP length = IdW, numbytes) ;
printf
("
Application Id data :\n\tVt", type) ;
counter 0 ;




if ( (data_byte >= *A*) & (data_byte <= '2'))
printf ("lc",data_byte) ;
else if ( (data_byte >= 'a') &_ (data_byte <= *z'))
printf ("lc",data_byte) ;

























ReadAByte ( fidata_byte2 ) ;
if (DEBUG) printf
("
Quant length = l02X_02X",data_byte,data_byte2) ;
numbytes = (data_byte 8) + data_byte2;
if (DEBUG) printf
("





Number of Tables = %d\n",num_tables) ;
for (i 0; i < num_tables; i++)
{
ReadAByte (sdata_byte) ;
P = (data_byte 4) i OxOF;
T = data_byte 5 OxOF;
if (DEBUG)
printf!"
P = *01X T - lX\n",P,T);








printf ("Quantization tables are 16 bit\n");







Loading Quantization Table #Sd\n ",T);
for (j 0; j < 64; j++)
{
ReadAByte (sdata_byte) ;
QTables[T] [j] = data_byte;
if (DEBUG) printf("%2d ",QTables (T) [j] ) ;
if ((((j+l)/8)+8) = (j+1))
if (DEBUG) printf ("\n ");
I
if (DEBUG) printf ("\n"),
if (DEBUG)
printf("
Unzigzagged Quantization Table #*d\n ",T)
for (y = 0; y < 8; y++)
(
for (x - 0 , x < 8; x++)
(
if (DEBUG) printf ("S2d ",QTables [T] [zigzag! (y*8) +x] ]) ;
)





















Frame Header len = %02XI02X",data_byte,data_byte2) ;
if (DEBUG) printf
("





Precision - IdW,precision) ;
ReadAByte (_data_byte) ;
ReadAByte (Sdata_byte2) ;
NumLinelmage = (data_byte 8) + data_byte2;
ReadAByte (&data_byte) ;
ReadAByte (Sdata_byte2) ;
NumSamplesImage = (data_byte 8) + data_byte2;
printf
("





Number of Image components n frame= IdW,NumlmgCompFrame ) ;
for (i 0; i < NumlmgCompFrame; i++)
{
ReadAByte (_data_byte) ;
ReadAByte (Sdata_byte2 ) ;




HorzSampFactor[i] = (data_byte2 4) & OxOF;
VertSampFactor [i] = data_byte2 5 OxOF;








Horz Factor Sd Vert Factor = Sd\n",HorzSampFactor [i] ,













ReadAByte (&data_byte2 ) ;
if (HDEBUG) printf
("
Huffman length -j S02X802X",data_byte,data_byte2) ;
numbytes = (data_byte 8) + data_byte2;
if (HDEBUG) printf
("
Huffman length - Sd\n", numbytes) ;
i = 0;
while (i < (numbytes-2) )
[
/* Read in huff table descriptors */
ReadAByte (sdata_byte) ;
i++;
Tc = (data_byte 4) & OxOF;
Th = (data_byte 6 OxOF) ;
if (HDEBUG) printf
("
Loading Huffman Table Sd, type is ",Th);
if (Tc == 0)
[
if (HDEBUG) printf ("DC\n") ;
1
else if (Tc == 1)
[











read in a BITS array */









printf ("BITS [Sd] Sd Sx\n", j ,huffman_tables[Th] [Tc] -BITS [ j] ,




read in HUFFVAL array */
1 = 0;








HUFFVALS [1] = data_byte;




printf ("HUFFVALS [Sd] S4d 44x\n", l,huffman_tables [Th] [Tc] .HUFFVALS [1] ,








if (i != (numbytes-2)]




LoadAHuffTable (short Htable, short Htype)
void GenHuffTableSize (short Htable, short Htype, int *HUFFSIZE,int *lastk) ;
void GenHuffCodeTables (short Htable, short Htype, int *HUFFSIZE,int *HUFFCODE) ;
void HuffGen(int Htable, int Htype);
int lastk;
int HUFFSIZE[256] ;
int HUFFCODE [256] ;
/* Generate Table Size */
GenHuffTableSize (Htable,Htype, HUFFSIZE, slastk) ;
/* Generate Code Table */




void HuffGen (int Htable, int Htype)
I
int i , j ;
i = j 0;
while (i <= 16)
(
i++;
if (huffman_tables [Htable] [Htype] .BITS [i] != 0)
(
huffman_tables [Htable] [Htype] .VALPTR[i] j;
huffman_tables [Htable] [Htype] .MINCODE[i] =
huffman_tables [Htable] [Htype] . HUFFCODE [j ] ;
j - j + huffman_tables [Htable] [Htype] .BITS [i]
huffman_tables [Htable] [Htype] .MAXCODE[i] -
huffman_tables [Htable] [Htype] .HUFFCODE[j] ;
j++;
huffman_tables [Htable] [Htype] .MAXCODEti] - -1;
I
)
for (i 0; i < 17; i++)
I
if (HDEBUG)
printf ("MINCODE[83d] : 84d 84x MAXCODE[83d] 84d $4x VALPTR[83d] 84d
84x\n"
i,huffman_tables [Htable] [Htype] .MINCODE[i] ,
huffman_tables [Htable] [Htype] .MINCODE [i] ,
i,huffman_tables [Htable] [Htype] .MAXCODEti] ,
huffman_tables [Htable] [Htype] .MAXCODE [i) ,
i,huffman_tables [Htable] [Htype] .VALPTR[i],
huffman_tables [Htable] [Htype] . VALPTR[i] ) ;
1
1




GenHuffCodeTables (short Htable, short Htype, int *HUFFSIZE, int 'HUFFCODE)
[






SI = HUFFSIZEtO] ;
while (DONE == 0)
1
HUFFCODE [k] = CODE;
huffman_tables [Htable] [Htype] .HUFFCODE [k] CODE;
if (HDEBUG)
printf ("HUFFCODE [8d] = 8d\n",k,huffman_tables [Htable] [Htype] .HUFFCODE[k] ) ;
CODE++;
k++;
if (HUFFSIZE [k] != SI)
I






while (HUFFSIZE [k] !-
(
SI++;
CODE = CODE 1;
** GenHuffTableSize
void
GenHuffTableSize (short Htable, short Htype, int *HUFFSIZE,int *lastk)
[
int i, j, k;
k = 0;
i j 1;



















huffman_tables [Htable] [Htype] . lastk = k;






























Restart int len = %02XI02X",data_byte,data__byte2)
numbytes (data_byte 8) + data_byte2;
printfl"
Restart int len IdW, numbytes) ;
ReadAByte (_data_byte) ;
ReadAByte (_data_byte2) ;
Restartlnterval = (data_byte 8) + data_byte2;
printf
("





char data [1] ;
int res;
res = read(file,data,l) ;
*d_byte = data[0];
*d_byte *d_byte & OxOOFF;
if (BDEBUG)










*+ For sequential baseline, a MCU is an 8x8 block;
V
short
DecodeMCU (short startX, short startY, short hmax, short vmax, int num_blocks)
{
short DecodeDCCoeff (short comp, int DCSel);
short DecodeACCoeff (int ACsel);








char input [3] ;
for (i =0; i < NumlmgCompScan; i++)
{
wid - HorzSampFactor [i]
* 8;
x = y 0;
for (j = 0; j < (HorzSampFactor [i]*VertSampFactor [i] ) ; j++)
{
res = DecodeDCCoeff (i,ScanDCTableSel [i] ) ;
if (res = (short) RESTART)
{
if (DEBUG) printf ("Returning RestartW) ;
return (short) RESTART ;
}
res = DecodeACCoeff (ScanACTableSel [i] ) ;
if (res = (short) RESTART)
return (short) RESTART;




= startY + y;
for (k = startY+y; k < (startY+y+8) ; k++)
[
n = 0;
sx = startX + x;
for (1 startX+x; 1 < (startX+x+8) ; 1++)
[
if ((ss[m][n] < 0) I I (ss[m][n]) > 255]
{
if (38 [m] [n] < 0)
ss [m] [n] = 0;
else
ss[m] [n] = 255;
)
if ((hmax == HorzSampFactor [i] ) ss (vmax VertSampFactor [i] ) )
[




for (dy 0; dy < vmax/VertSampFactor [i] ; dy++)
<
for (dx 0; dx < hmax/HorzSampFactor [i] ; dx++)
1
lx = sx + dx;
ly = sy + dy;












x = x + 8;



























short DECODE (int ACsel, int Type, short *rst);
short SSSS;
short R;
void Decode_ZZ (short k, short SSSS, short *rst) ;
short rst;
k 1;




if (k > 63)
1
printf ("ERROR! ! k > 63\n ABORTINGW ) ;





RS = DECODE (ACsel,AC, Srst) ;
if (ADEBUG) printf ("DecodeAC RS = S.2X\n",RS);
if (rst = (short) RESTART)
(
if (DEBUG) printf ("DecodeAC returning restart\n") ;
return (short) RESTART;
)
SSSS = RS s OxOF;
R - (RS s OxFO) 4;
if (SSSS == 0)
[
if (R != 15)
return;
else




k = k + R;
Decode_ZZ(k, SSSS, srst) ;
if (rst == (short) RESTART)
return (short) RESTART;










pg. F-24, fig F.14
void
Decode_ZZ (short k, short SSSS, short *rst)
(
short RECEIVElint SSSS, short *rst) ;
short EXTEND(int DIFF, int SSSS);
ZZ[k] = RECEIVE(SSSS,rst) ;
if ("rst == (short) RESTART)
return;




DecodeDCCoeff (short comp, int DCsel)
[
short DECODE (int Htable, int type, short *rst) ;
short RECEIVE(int SSSS, short *rst)
short EXTEND(int DIFF, int T) ;
short T;
short rst;
T = DECODE (DCsel,DC, Srst) ;
if (ADEBUG) printf ("DC decode return 8.2X\n",T);
if (rst (short) RESTART)
(
if (DEBUG) printf ("DecodeDCCoeff (1) returning restart\n");
return (short) RESTART;
)
DIFF = RECEIVE (T, Srst) ;
if (rst = (short) RESTART)
return rst;
DIFF - EXTEND(DIFF,T) ;











RECEIVE(int SSSS, short *rst)
{
short NEXTBIT(short *rst) ;
short i , v;
short tmp;

























DECODElint Htable, int Htype, short *rst)
(
short NEXTBIT (short *rst) ;




CODE = NEXTBIT (rst) ;
if (*rst == (short) RESTART)
I
if (DEBUG) printf ("DECODE (1) returning RestartW) ;
return;
)
while (CODE > huffman_tables [Htable] [Htype] .MAXCODE [i] )
(
if (ADEBUG) printf ("CODE = S . 2X\n", CODE) ;
if (ADEBUG) printf ("i - 8d\n",i);
CODE = (CODE 1) + NEXTBIT (rst) ;
if (*rst == (short) RESTART)
[
if (DEBUG) printf ("DECODE (2) returning restart\n") ;
return;
i++;
if (ADEBUG) printf ("CODE = 8 .2X\n", CODE) ;
if (ADEBUG) printf ("i = 8d\n",i);
j = huffman_tables [Htable] [Htype] .VALPTR[i] ;
if (ADEBUG) printf ("j 8d\n",j);
j j + CODE
- huffman_tables [Htable] [Htype] .MINCODE[i] ;
if (ADEBUG) printf ("j
= 8d\n",j);
VALUE = huffman_tables [Htable] [Htype] .HUFFVALS [j];



















if (B -= OxFF)
[
ReadAByte ( SB2 ) ;
if (B2 != 0)
[
if (B2 == DNL)
[
printf ("DNL marker found in scan, not programmed to handleW) ;
printf ("ABORTINGW) ;
close (file) ;




if ((B2 >= RSTL) ii (B2 <= RSTU) )
(
if (DEBUG) printf ("RST marker found FF802XW,B2) ;













BIT = B s mask;











EXTEND (int V, int T)
1
short Vt;
Vt = (int)pow(2.0, (double) (T-D) ;
if (V < Vt)
i
1
Vt = (-1 T) + 1;













short i , j ;
if (DDEBUG) printf ("\n\t Unloaded\n\t") ;
for (i = 0; i < 8; i++)
(
for (j 0; j < 8; j++)
[
if (DDEBUG) printf ("* 4d ",ZZ [ (i*8) +j] ) ;
)
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if (DDEBUG) printf ("\n\t") ;
)
if (DDEBUG) printf ("\n") ;
if (DDEBUG) printf ("\n\t Deguantized and unZigZagged\n\t") ;
for (i = 0; i < 8; i++)
I
for (j 0; j < 8; j++)
I
SS[i][j] = ZZ[zigzag[(i*8)+j]] * QTables [QTable] [zigzag! (i*8) +j] ]
if (DDEBUG) printf(" 4d ",SS [i] [ j] ) ;
)
if (DDEBUG) printf ("\n\t");
)
if (DDEBUG) printf ("W);
1
** IDCT
Performs an Inverse Discrete Cosine Transform on an 8x8 array.
The method of using two 1-D transforms is performed.
Also the level shift operation is performed at the end of the









short i , j ;
int num_blocks;





for (y 0; y < 8; y++)
[
for (X 0; *. < 8; X++)
1
sum - 0.0;
for (u = 0; u <- 8; u++)
1
a = cos((((2.0*x)+1.0)*(double)u*M_PI)/16.0);



































1 (int) ((;:um/4. 0)) + 128;
if (DDEBUG) printf ("W);
for (y = 0; y < 8; y++)
[
for (x - 0; x < 8; x++)
(
if (DDEBUG) printfC'S 4d ",ss[y][x]);
)
if (DDEBUG) printf ("\n") ;
)













outfile = open ("out. ppm",0__RDWR I 0_CREAT) ;
if (outfile == -1)
[







char data [80] ;
if (NumlmgCompScan == 1)
write (outfile, "P2\n",3) ;
else
write (outfile, "P3\n", 3) ;
write (outfile, "# Doug's codeW,14);
sprintf (data, "Id ld\n",NumSamplesImage,NumLinelmage) ;
write (outfile,data, strlen (data) ) ;
write(outfile,"255W,4) ;
** ConvertRGB






char input [2] ;
for (y = 0; y < NumLinelmage; y++)
i
for (x = 0; x < NumSamplesImage; x++)
{
Y (float) scans [0] .line[x] [y] ;
Cb (float) scans [1] .line[x] [y] ;
Cr (float) scans [2] .line[x] [y] ;
scans[0].line[x] [y] = (short) (Y +
(1.402* (Cr-128.0) )) ;
scans[l].line[x] [y] = (short) (Y
0.344148* (Cb-128. 0)
0.71414* (Cr-128.0) ) ;
scans[2] -line[x] [y] = (short) (Y +
1.772* (Cb-128. 0) ) ;
if (scans [0] .line [x] [y] < 0) scans [0] .line [x] [y] 0
if (scans [1] . line [x] [y] < 0) scans [1] .line [x] [y] 0
if (scans [2] -line [x] [y] < 0) scans [2] .linetx] [y] 0
if (scans [0] -line[x] [y] > 255) scans [0] .line[x] [y] =255
if (scans[l] -line[x] [y] > 255) scans [1] - line[x] [y] =255





** Convert a jpg file to a ascii text file
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**








/* local global variables */
int infile;
int outfile;
main(int argc, char *argv[])
{
void OpenlnFile (char *infilename) ;
void GetlnFileName (char *infilename) ;
void OpenOutFile ( ) ;
char infilename [80] ;
char data [1] ;
unsigned short d_byte;
int counter;
char str [3] ;
if (argc == 1)
{
GetlnFileName (inf ilename) ;
}
else if (argc == 2)
{








OpenlnFile ( infilename ) ;
OpenOutFile ( ) ;
counter = 0;
while (read(infile,data,l) != NULL]
{
counter++;
d_byte = data[0] ;
d_byte = d_byte S OxOOFF;
sprintf (str, "%02X",d_byte) ;



























infile = open (infilename, 0_RDONLY);
if (infile == -1)
{
printf ("Error opening input file : %s\n", infilename) ;



















lastused = fopen ( "lastused",
"r"
) ;
if (lastused == NULL)
{





fscanf (lastused, "%s", lastfile) ;
printf ( "Enter file name [%s] : ", lastfile);
gets ( filename ) ;
if (filename[0] == 0)
strcpy ( filename, lastfile) ;
fileptr = open ( filename, 0_RDONLY ) ;
while (fileptr == -1)
(
printf ("fileptr = %d\n", fileptr ) ;
printf ( "Invalid file\n");
printf ( "Enter file name : ");
gets ( filename ) ;
if (filename[0] == 'e')
{
close ( fileptr) ;
exit(0) ;
}
fileptr = open (filename, 0_RDONLY ) ;
}
fclose (lastused) ;
lastused = fopen ( "lastused",
"w"
) ;








** Open the output file, hard coded name : vhdl.dat






outfile = open("vhdl.dat",0_RDWR | 0_CREAT);
if (outfile == -1)
{







** Convert the output from the decoder, which has data as 8x8 blocks,




** input file name vhdl.ppm
**











void OpenOutFile () ;
char data [80] ;





int line_cntr = 0;
int vert cntr = 0;





















char input [ 9 ] ;




next two lines are for test only to read in comments */
fgets (data, 80, infile) ;
fprintf (outfile,data) ;
fgets (data, 80, infile) ;
fprintf (outfile,data) ;




printf ("Error reading X,Y dimension\n\n") ;





sscanf (data,"Sd %d", ixlen, sylen) ;
printf ("X len = %d Y len = 8d\n",xlen,ylen) ;
fprintf (outfile,data) ;
)













while (fgets(data, 80, infile) != NULL)
1































while (j < 17)
(
line_block[vert_cntr+y] [line_cntr+x] = i[j);
printf ("Sd Sd = Sd\n", line_cntr+x,vert_cntr+y,i [j ] ) ;
x++;
pix_cntr++;


















= 0; y < ylen; y++)
{
for (x - 0; x ^ xlen; x++)
[
fprintf (outfile, "83d ", line_block[y] [x] ) ;
k++;
if (k == 17)
(
k = 0;






printf ("Display program complete view display.ppm\n\n") ;
OpenlnFile
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infile = fopen ("vhdl. ppm", "r");
if (infile == NULL)
{
printf ("Error opening input file vhdl.ppmW) ;
printf ("Try Again Aborting conversion\n\n") ;
exit ( 1 ) ;
\
I




Open the output file, hard coded name vhdl.dat
open to write over existing file
void
OpenOutFile ()
outfile = fopen("display.ppm", "w") ;
if (outfile == NULL)
(





















/* local global variables */
FILE *infile;
/* file to compare */
FILE *disfile;
/* display. ppm */
main(int argc, char *argv[])
(
void OpenlnFile (char *infilename) ;
void GetlnFileName (char *infilename) ;
void OpenOutFile () ;
char infilename [80] ;
char indata[80] ;
char disdata[80] ;
int counter = 0;
int disx, disy, dispix;
char distype[10];
int inx, iny, inpix;
cha r intype [10];





f (argc == 1)
GetlnFileName (infilename) ;
lse if (argc == 2)









printf ("\nReading in headers...");
/*
number of colors, must be P2 */
fgets (disdata, 80,disfile) ;
fgets (indata, 80, infile) ;
printf (".") ;
sscanf (disdata, "%c",distype) ;
sscanf (indata, "Ic", intype) ;
if (strcmp(distype, intype) != 0)
t
printf ("FAILW) ;
printf ("\n\tPPM types did not match!! ABORTING! ! !\n\n") ;
fclose (infile) ;
fclose (disfile) ;




fgets (disdata, 80,disfile) ;
fgets (indata, 80, infile) ;
printf (".") ;
/*
x,y dimensions, must be the same */
fgets (disdata, 80, disfile) ;
fgets (indata, 80, infile) ;
sscanf (indata, "%d %d", &inx, siny) ;
sscanf (disdata, "%d %d", Sdisx, idisy) ;
if (inx != disx)
{
printf ("FAIL\n") ;





else if(iny != disy)
t
printf ("FAILW) ;







number of possible colors; bit size */
fgets (disdata, 80,disfile) ;
fgets (indata, 80, infile) ;
sscanf (indata, "%d", -inpix) ;
sscanf (disdata, "%d", fidispix) ;
if (inpix != dispix)
{
printf ("FAILW) ;











num_pix = hits = 0;
while! (fgets (disdata, 80,disfile)
!= NULL) ss (fgets (indata, 80, infile) !=NULL))
1





sscanf (indata, "Sd Sd Sd Sd Sd Sd Sd Sd Sd Sd Sd Sd Sd Sd Sd Sd Sd",
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sin_pix[0) , sin_pix[l] , &in_pix[2] , sin_pix[3] , &in_pix[4] , sin_pix[5] ,
Sin_pix[6),sin_pix[7] ,sin_pix[8] , iin_pix[9] ,sin_pix[10] ,sin_pix[ll] ,
sin_pix[12],sin_pix[13] ,sin_pix[14] ,sin_pix[15] , sin_pix[16] ) ;
sscanf (disdata, "Sd Sd Sd Sd Sd Sd Sd Sd Sd Sd Sd Sd Sd Sd Sd Sd Sd",
fidis_pix[0] ,&dis_pix[l] ,sdis_pix[2] ,sdis_pix[3] ,sdis_pix[4] ,
&dis_pix[5] , dis_pix[6] ,sdis_pix[7] ,sdis_pix[8] ,sdis_pix[9] ,
dis_pix[10] ,sdis_pix[ll] , sdis_pix[12) , sdis_pix[13] , sdis_pix[14] ,
sdis_pix[15] , dis_pix[16] ) ;
for (i 0; i < 17; i++)
(
if (((in_pix[i) -dis_pix[i]) > 1) || ((in_pix[i) dis_pix[i]) <. -1))
hits++;
printf ("Diff > 1 (83d, 83d) = in:S3d dis:83d diff:83d\n"
,x,y,in_pix[i] ,dis_pix[i] , (in_pix[i]-dis_pix[i) ) ) ;
x++;
num_pix++;






printf (". .Done!\n") ;










infile = fopen(infilename, "r")
if (infile == NULL)
[
printf ("Error opening input file
*
%s\n", infilename) ;












strcpy (lastfile, "out. ppm") ;
printf ("Enter file name [Is] : ", lastfile]
gets (filename) ;
if (filename [0] == 0)
strcpy (filename, lastfile) ;
fileptr = fopen(filename, "r") ;
while (fileptr == NULL)
(
printf ("fileptr = %d\n", fileptr) ;
printf ("Invalid fileW) ;
printf ("Enter file name : ") ;
gets (filename) ;











Open the output file, hard coded name




disfile = fopen ("out. ppm", "r") ;
printf ("Need to change to display. ppm here!!!W);
if (disfile == NULL)
{
printf ("\nError opening display file display. ppmW) ;
printf
("
Aborting\n\n") ;
fclose (infile) ;
exit(l) ;
}
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